fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r295-tall-167873947400062
Last Updated
May 14, 2023

About the Execution of LoLa+red for PhaseVariation-PT-D20CS100

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
9630.380 162571.00 539671.00 422.00 TTFFTFTTFTTTTTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873947400062.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PhaseVariation-PT-D20CS100, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873947400062
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 14M
-rw-r--r-- 1 mcc users 6.5K Feb 26 15:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Feb 26 15:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 15:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 15:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.8K Feb 25 16:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 15:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 147K Feb 26 15:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 26 15:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Feb 26 15:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 13M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-00
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-01
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-02
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-03
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-04
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-05
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-06
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-07
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-08
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-09
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-10
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-11
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-12
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-13
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
FORMULA_NAME PhaseVariation-PT-D20CS100-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678779548994

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PhaseVariation-PT-D20CS100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 07:39:10] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-14 07:39:10] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-14 07:39:10] [INFO ] Load time of PNML (sax parser for PT used): 509 ms
[2023-03-14 07:39:10] [INFO ] Transformed 1202 places.
[2023-03-14 07:39:11] [INFO ] Transformed 13457 transitions.
[2023-03-14 07:39:11] [INFO ] Parsed PT model containing 1202 places and 13457 transitions and 93395 arcs in 643 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 17 ms.
Working with output stream class java.io.PrintStream
Deduced a syphon composed of 2 places in 21 ms
Reduce places removed 2 places and 52 transitions.
Reduce places removed 1 places and 0 transitions.
Incomplete random walk after 10000 steps, including 36 resets, run finished after 707 ms. (steps per millisecond=14 ) properties (out of 16) seen :12
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 99 ms. (steps per millisecond=101 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 75 ms. (steps per millisecond=133 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-14 07:39:12] [INFO ] Flow matrix only has 799 transitions (discarded 12606 similar events)
// Phase 1: matrix 799 rows 1199 cols
[2023-03-14 07:39:12] [INFO ] Computed 400 place invariants in 32 ms
[2023-03-14 07:39:12] [INFO ] After 537ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-14 07:39:13] [INFO ] [Nat]Absence check using 400 positive place invariants in 64 ms returned sat
[2023-03-14 07:39:13] [INFO ] After 350ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :1
[2023-03-14 07:39:13] [INFO ] State equation strengthened by 783 read => feed constraints.
[2023-03-14 07:39:13] [INFO ] After 162ms SMT Verify possible using 783 Read/Feed constraints in natural domain returned unsat :3 sat :1
[2023-03-14 07:39:13] [INFO ] After 272ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :1
Attempting to minimize the solution found.
Minimization took 48 ms.
[2023-03-14 07:39:13] [INFO ] After 1062ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :1
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-01 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 10 ms.
Support contains 9 out of 1199 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1199/1199 places, 13405/13405 transitions.
Graph (complete) has 15384 edges and 1199 vertex of which 1198 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.28 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 1198 transition count 13404
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 1197 transition count 13404
Drop transitions removed 256 transitions
Redundant transition composition rules discarded 256 transitions
Iterating global reduction 2 with 256 rules applied. Total rules applied 259 place count 1197 transition count 13148
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 267 place count 1189 transition count 13084
Iterating global reduction 2 with 8 rules applied. Total rules applied 275 place count 1189 transition count 13084
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 283 place count 1189 transition count 13076
Reduce places removed 8 places and 8 transitions.
Iterating global reduction 3 with 8 rules applied. Total rules applied 291 place count 1181 transition count 13068
Reduce places removed 8 places and 0 transitions.
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 3 with 40 rules applied. Total rules applied 331 place count 1173 transition count 13036
Drop transitions removed 448 transitions
Redundant transition composition rules discarded 448 transitions
Iterating global reduction 4 with 448 rules applied. Total rules applied 779 place count 1173 transition count 12588
Discarding 14 places :
Symmetric choice reduction at 4 with 14 rule applications. Total rules 793 place count 1159 transition count 12488
Iterating global reduction 4 with 14 rules applied. Total rules applied 807 place count 1159 transition count 12488
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 4 with 14 rules applied. Total rules applied 821 place count 1159 transition count 12474
Reduce places removed 14 places and 14 transitions.
Iterating global reduction 5 with 14 rules applied. Total rules applied 835 place count 1145 transition count 12460
Reduce places removed 14 places and 0 transitions.
Ensure Unique test removed 52 transitions
Reduce isomorphic transitions removed 52 transitions.
Iterating post reduction 5 with 66 rules applied. Total rules applied 901 place count 1131 transition count 12408
Drop transitions removed 664 transitions
Redundant transition composition rules discarded 664 transitions
Iterating global reduction 6 with 664 rules applied. Total rules applied 1565 place count 1131 transition count 11744
Reduce places removed 2 places and 0 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 4 rules applied. Total rules applied 1569 place count 1129 transition count 11742
Discarding 22 places :
Symmetric choice reduction at 7 with 22 rule applications. Total rules 1591 place count 1107 transition count 11598
Iterating global reduction 7 with 22 rules applied. Total rules applied 1613 place count 1107 transition count 11598
Ensure Unique test removed 22 transitions
Reduce isomorphic transitions removed 22 transitions.
Iterating post reduction 7 with 22 rules applied. Total rules applied 1635 place count 1107 transition count 11576
Reduce places removed 22 places and 22 transitions.
Iterating global reduction 8 with 22 rules applied. Total rules applied 1657 place count 1085 transition count 11554
Reduce places removed 22 places and 0 transitions.
Ensure Unique test removed 82 transitions
Reduce isomorphic transitions removed 82 transitions.
Iterating post reduction 8 with 104 rules applied. Total rules applied 1761 place count 1063 transition count 11472
Drop transitions removed 828 transitions
Redundant transition composition rules discarded 828 transitions
Iterating global reduction 9 with 828 rules applied. Total rules applied 2589 place count 1063 transition count 10644
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 2591 place count 1062 transition count 10643
Discarding 31 places :
Symmetric choice reduction at 10 with 31 rule applications. Total rules 2622 place count 1031 transition count 10441
Iterating global reduction 10 with 31 rules applied. Total rules applied 2653 place count 1031 transition count 10441
Ensure Unique test removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Iterating post reduction 10 with 31 rules applied. Total rules applied 2684 place count 1031 transition count 10410
Reduce places removed 31 places and 31 transitions.
Iterating global reduction 11 with 31 rules applied. Total rules applied 2715 place count 1000 transition count 10379
Reduce places removed 31 places and 0 transitions.
Ensure Unique test removed 122 transitions
Reduce isomorphic transitions removed 122 transitions.
Iterating post reduction 11 with 153 rules applied. Total rules applied 2868 place count 969 transition count 10257
Drop transitions removed 1036 transitions
Redundant transition composition rules discarded 1036 transitions
Iterating global reduction 12 with 1036 rules applied. Total rules applied 3904 place count 969 transition count 9221
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 12 with 2 rules applied. Total rules applied 3906 place count 968 transition count 9220
Discarding 39 places :
Symmetric choice reduction at 13 with 39 rule applications. Total rules 3945 place count 929 transition count 8974
Iterating global reduction 13 with 39 rules applied. Total rules applied 3984 place count 929 transition count 8974
Ensure Unique test removed 39 transitions
Reduce isomorphic transitions removed 39 transitions.
Iterating post reduction 13 with 39 rules applied. Total rules applied 4023 place count 929 transition count 8935
Reduce places removed 38 places and 38 transitions.
Iterating global reduction 14 with 38 rules applied. Total rules applied 4061 place count 891 transition count 8897
Reduce places removed 38 places and 0 transitions.
Ensure Unique test removed 144 transitions
Reduce isomorphic transitions removed 144 transitions.
Iterating post reduction 14 with 182 rules applied. Total rules applied 4243 place count 853 transition count 8753
Drop transitions removed 1242 transitions
Redundant transition composition rules discarded 1242 transitions
Iterating global reduction 15 with 1242 rules applied. Total rules applied 5485 place count 853 transition count 7511
Reduce places removed 2 places and 0 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 15 with 3 rules applied. Total rules applied 5488 place count 851 transition count 7510
Discarding 47 places :
Symmetric choice reduction at 16 with 47 rule applications. Total rules 5535 place count 804 transition count 7216
Iterating global reduction 16 with 47 rules applied. Total rules applied 5582 place count 804 transition count 7216
Ensure Unique test removed 47 transitions
Reduce isomorphic transitions removed 47 transitions.
Iterating post reduction 16 with 47 rules applied. Total rules applied 5629 place count 804 transition count 7169
Reduce places removed 47 places and 47 transitions.
Iterating global reduction 17 with 47 rules applied. Total rules applied 5676 place count 757 transition count 7122
Reduce places removed 47 places and 0 transitions.
Ensure Unique test removed 182 transitions
Reduce isomorphic transitions removed 182 transitions.
Iterating post reduction 17 with 229 rules applied. Total rules applied 5905 place count 710 transition count 6940
Drop transitions removed 1428 transitions
Redundant transition composition rules discarded 1428 transitions
Iterating global reduction 18 with 1428 rules applied. Total rules applied 7333 place count 710 transition count 5512
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 18 with 2 rules applied. Total rules applied 7335 place count 709 transition count 5511
Discarding 56 places :
Symmetric choice reduction at 19 with 56 rule applications. Total rules 7391 place count 653 transition count 5163
Iterating global reduction 19 with 56 rules applied. Total rules applied 7447 place count 653 transition count 5163
Ensure Unique test removed 56 transitions
Reduce isomorphic transitions removed 56 transitions.
Iterating post reduction 19 with 56 rules applied. Total rules applied 7503 place count 653 transition count 5107
Reduce places removed 56 places and 56 transitions.
Iterating global reduction 20 with 56 rules applied. Total rules applied 7559 place count 597 transition count 5051
Reduce places removed 56 places and 0 transitions.
Ensure Unique test removed 220 transitions
Reduce isomorphic transitions removed 220 transitions.
Iterating post reduction 20 with 276 rules applied. Total rules applied 7835 place count 541 transition count 4831
Drop transitions removed 1608 transitions
Redundant transition composition rules discarded 1608 transitions
Iterating global reduction 21 with 1608 rules applied. Total rules applied 9443 place count 541 transition count 3223
Graph (complete) has 3222 edges and 541 vertex of which 17 are kept as prefixes of interest. Removing 524 places using SCC suffix rule.1 ms
Discarding 524 places :
Also discarding 3196 output transitions
Drop transitions removed 3196 transitions
Iterating post reduction 21 with 1 rules applied. Total rules applied 9444 place count 17 transition count 27
Drop transitions removed 18 transitions
Reduce isomorphic transitions removed 18 transitions.
Iterating post reduction 22 with 18 rules applied. Total rules applied 9462 place count 17 transition count 9
Applied a total of 9462 rules in 3854 ms. Remains 17 /1199 variables (removed 1182) and now considering 9/13405 (removed 13396) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3855 ms. Remains : 17/1199 places, 9/13405 transitions.
Finished random walk after 45 steps, including 4 resets, run visited all 1 properties in 1 ms. (steps per millisecond=45 )
FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 7416 ms.
starting LoLA
BK_INPUT PhaseVariation-PT-D20CS100
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678779711565

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 52 transitions removed,2 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 22 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 27 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 PhaseVariation-PT-D20CS100-ReachabilityCardinality-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-03
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 PhaseVariation-PT-D20CS100-ReachabilityCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-01
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 32 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 37 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 42 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 47 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 52 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 57 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 62 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 67 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 72 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 77 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type EXCL) for 45 PhaseVariation-PT-D20CS100-ReachabilityCardinality-15
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 45 PhaseVariation-PT-D20CS100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 45 PhaseVariation-PT-D20CS100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 45 PhaseVariation-PT-D20CS100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 49 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 50 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 52 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 53 (type EXCL) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-15 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type EXCL) for 42 PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 56 (type FNDP) for 42 PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 42 PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 59 (type SRCH) for 42 PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 59 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 56 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 57 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 60 (type EXCL) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 72 (type EXCL) for 12 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04
lola: time limit : 293 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 62 (type FNDP) for 33 PhaseVariation-PT-D20CS100-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 33 PhaseVariation-PT-D20CS100-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SRCH) for 33 PhaseVariation-PT-D20CS100-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 57 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
lola: result : unknown
lola: FINISHED task # 56 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-14
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 EF FNDP 0/1172 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-11 --
63 EF STEQ 0/1172 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-11 sara not yet started (preprocessing).
65 EF SRCH 0/1759 1/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-11 --
72 EF EXCL 0/293 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 --

Time elapsed: 82 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 65 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-11
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 63 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 74 (type FNDP) for 39 PhaseVariation-PT-D20CS100-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type EQUN) for 39 PhaseVariation-PT-D20CS100-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SRCH) for 39 PhaseVariation-PT-D20CS100-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 74 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-13
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 75 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 77 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 83 (type FNDP) for 30 PhaseVariation-PT-D20CS100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 30 PhaseVariation-PT-D20CS100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 88 (type SRCH) for 30 PhaseVariation-PT-D20CS100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-63.sara.
lola: FINISHED task # 62 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 88 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-10
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 83 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 84 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 80 (type FNDP) for 27 PhaseVariation-PT-D20CS100-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type EQUN) for 27 PhaseVariation-PT-D20CS100-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SRCH) for 27 PhaseVariation-PT-D20CS100-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 85 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-09
lola: result : true
lola: markings : 19
lola: fired transitions : 18
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 81 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 99 (type FNDP) for 24 PhaseVariation-PT-D20CS100-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type EQUN) for 24 PhaseVariation-PT-D20CS100-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SRCH) for 24 PhaseVariation-PT-D20CS100-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-75.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 80 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 17
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 102 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-08
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 99 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 100 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 124 (type FNDP) for 21 PhaseVariation-PT-D20CS100-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type EQUN) for 21 PhaseVariation-PT-D20CS100-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type SRCH) for 21 PhaseVariation-PT-D20CS100-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-08
lola: result : unknown
lola: fired transitions : 9
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 124 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-07
lola: result : true
lola: fired transitions : 15
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 125 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 127 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 118 (type FNDP) for 18 PhaseVariation-PT-D20CS100-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type EQUN) for 18 PhaseVariation-PT-D20CS100-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 121 (type SRCH) for 18 PhaseVariation-PT-D20CS100-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 121 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-06
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 1.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-81.sara.
lola: CANCELED task # 118 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 119 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 130 (type FNDP) for 6 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 131 (type EQUN) for 6 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 133 (type SRCH) for 6 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 118 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 2
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-100.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-84.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-131.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-125.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-119.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 5/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 4279 m, 855 m/sec, 48974 t fired, .
130 EF FNDP 2/502 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 737 t fired, 66 attempts, .
131 EF STEQ 2/502 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 2/585 1/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 11258 m, 2251 m/sec, 89465 t fired, .

Time elapsed: 87 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 10/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 9379 m, 1020 m/sec, 112424 t fired, .
130 EF FNDP 7/500 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 2685 t fired, 234 attempts, .
131 EF STEQ 7/500 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 7/583 1/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 47432 m, 7234 m/sec, 378605 t fired, .

Time elapsed: 92 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 15/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 16771 m, 1478 m/sec, 208872 t fired, .
130 EF FNDP 12/495 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 4964 t fired, 429 attempts, .
131 EF STEQ 12/495 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 12/578 1/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 90056 m, 8524 m/sec, 719333 t fired, .

Time elapsed: 97 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 20/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 24206 m, 1487 m/sec, 302530 t fired, .
130 EF FNDP 17/490 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 7208 t fired, 618 attempts, .
131 EF STEQ 17/490 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 17/573 2/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 131501 m, 8289 m/sec, 1050662 t fired, .

Time elapsed: 102 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 25/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 31746 m, 1508 m/sec, 397736 t fired, .
130 EF FNDP 22/485 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 9458 t fired, 807 attempts, .
131 EF STEQ 22/485 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 22/568 2/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 173216 m, 8343 m/sec, 1384133 t fired, .

Time elapsed: 107 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 30/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 39116 m, 1474 m/sec, 493897 t fired, .
130 EF FNDP 27/480 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 11792 t fired, 1002 attempts, .
131 EF STEQ 27/480 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 27/563 2/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 214809 m, 8318 m/sec, 1716639 t fired, .

Time elapsed: 112 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 35/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 46820 m, 1540 m/sec, 591029 t fired, .
130 EF FNDP 32/475 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 14155 t fired, 1198 attempts, .
131 EF STEQ 32/475 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 32/558 2/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 256619 m, 8362 m/sec, 2050873 t fired, .

Time elapsed: 117 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 40/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 54382 m, 1512 m/sec, 686480 t fired, .
130 EF FNDP 37/470 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 16513 t fired, 1392 attempts, .
131 EF STEQ 37/470 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 37/553 3/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 298169 m, 8310 m/sec, 2383028 t fired, .

Time elapsed: 122 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 45/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 61692 m, 1462 m/sec, 781894 t fired, .
130 EF FNDP 42/465 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 18875 t fired, 1587 attempts, .
131 EF STEQ 42/465 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 42/548 3/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 339712 m, 8308 m/sec, 2715129 t fired, .

Time elapsed: 127 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 50/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 69220 m, 1505 m/sec, 876984 t fired, .
130 EF FNDP 47/460 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 21174 t fired, 1774 attempts, .
131 EF STEQ 47/460 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 47/543 3/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 381671 m, 8391 m/sec, 3050579 t fired, .

Time elapsed: 132 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 55/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 76778 m, 1511 m/sec, 972208 t fired, .
130 EF FNDP 52/455 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 23470 t fired, 1962 attempts, .
131 EF STEQ 52/455 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 52/538 4/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 423287 m, 8323 m/sec, 3383271 t fired, .

Time elapsed: 137 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16

FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 60/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 83964 m, 1437 m/sec, 1066178 t fired, .
130 EF FNDP 57/450 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 25698 t fired, 2144 attempts, .
131 EF STEQ 57/450 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 57/533 4/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 464573 m, 8257 m/sec, 3713321 t fired, .

Time elapsed: 142 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF 0 2 3 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 65/703 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 91451 m, 1497 m/sec, 1160592 t fired, .
130 EF FNDP 62/445 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 27925 t fired, 2325 attempts, .
131 EF STEQ 62/445 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 sara is running.
133 EF SRCH 62/528 4/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 506344 m, 8354 m/sec, 4047268 t fired, .

Time elapsed: 147 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 131 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-02
lola: result : false
lola: CANCELED task # 130 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 133 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 105 (type FNDP) for 0 PhaseVariation-PT-D20CS100-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type EQUN) for 0 PhaseVariation-PT-D20CS100-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type SRCH) for 0 PhaseVariation-PT-D20CS100-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 130 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 30005
lola: tried executions : 2496
lola: time used : 67.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 108 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-00
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 105 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 106 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 92 (type FNDP) for 36 PhaseVariation-PT-D20CS100-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type EQUN) for 36 PhaseVariation-PT-D20CS100-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SRCH) for 36 PhaseVariation-PT-D20CS100-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 105 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF false state equation
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF 0 2 3 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
72 EF EXCL 70/1172 1/32 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 99053 m, 1520 m/sec, 1256526 t fired, .
92 EF FNDP 0/862 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-12 2 t fired, 1 attempts, .
93 EF STEQ 0/862 0/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-12 sara not yet started (preprocessing).
95 EF SRCH 0/862 1/5 PhaseVariation-PT-D20CS100-ReachabilityCardinality-12 --

Time elapsed: 152 secs. Pages in use: 6
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 92 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-12
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 93 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 95 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 112 (type FNDP) for 15 PhaseVariation-PT-D20CS100-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type EQUN) for 15 PhaseVariation-PT-D20CS100-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type SRCH) for 15 PhaseVariation-PT-D20CS100-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 115 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-05
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 112 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 113 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 68 (type FNDP) for 12 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 12 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 12 PhaseVariation-PT-D20CS100-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 112 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 5
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 68 (type FNDP) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 15
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 69 (type EQUN) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 71 (type SRCH) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 72 (type EXCL) for PhaseVariation-PT-D20CS100-ReachabilityCardinality-04 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D20CS100-ReachabilityCardinality-00: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-01: INITIAL true preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-02: EF false state equation
PhaseVariation-PT-D20CS100-ReachabilityCardinality-03: INITIAL false preprocessing
PhaseVariation-PT-D20CS100-ReachabilityCardinality-04: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-05: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-06: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-07: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-08: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-09: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-10: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-11: EF true tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-12: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-13: EF true findpath
PhaseVariation-PT-D20CS100-ReachabilityCardinality-14: AG false tandem / insertion
PhaseVariation-PT-D20CS100-ReachabilityCardinality-15: AG false findpath


Time elapsed: 153 secs. Pages in use: 6

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D20CS100"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PhaseVariation-PT-D20CS100, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873947400062"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D20CS100.tgz
mv PhaseVariation-PT-D20CS100 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;