fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r294-tall-167873946700514
Last Updated
May 14, 2023

About the Execution of LoLA for PolyORBLF-PT-S02J06T06

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2346.336 278957.00 274051.00 988.10 ???T??TFTFTFTTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r294-tall-167873946700514.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PolyORBLF-PT-S02J06T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873946700514
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 19K Feb 26 14:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 26 14:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 21K Feb 26 14:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 112K Feb 26 14:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Feb 25 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 44K Feb 25 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Feb 25 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 41K Feb 25 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 42K Feb 26 14:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 232K Feb 26 14:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 19K Feb 26 14:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 103K Feb 26 14:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.2K Feb 25 16:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 601K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S02J06T06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678890635994

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S02J06T06
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PolyORBLF-PT-S02J06T06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
spx_run: Lost feasibility 10 times - iter 9796 and 931 nodes.
spx_run: Lost feasibility 10 times - iter 15223 and 1492 nodes.
spx_run: Lost feasibility 10 times - iter 15670 and 1569 nodes.
spx_run: Lost feasibility 10 times - iter 10523 and 962 nodes.

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T06-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678890914951

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 9 (type EXCL) for 6 PolyORBLF-PT-S02J06T06-CTLFireability-02
lola: time limit : 174 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-02
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S02J06T06-CTLFireability-01
lola: time limit : 205 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/205 8/32 PolyORBLF-PT-S02J06T06-CTLFireability-01 881487 m, 176297 m/sec, 977441 t fired, .

Time elapsed: 113 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/205 16/32 PolyORBLF-PT-S02J06T06-CTLFireability-01 1784683 m, 180639 m/sec, 2020922 t fired, .

Time elapsed: 118 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/205 24/32 PolyORBLF-PT-S02J06T06-CTLFireability-01 2646786 m, 172420 m/sec, 3032548 t fired, .

Time elapsed: 123 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/205 32/32 PolyORBLF-PT-S02J06T06-CTLFireability-01 3516856 m, 174014 m/sec, 4065920 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 PolyORBLF-PT-S02J06T06-CTLFireability-14
lola: time limit : 216 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-14
lola: result : false
lola: markings : 21629
lola: fired transitions : 33913
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 43 PolyORBLF-PT-S02J06T06-CTLFireability-13
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-13
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 43 PolyORBLF-PT-S02J06T06-CTLFireability-13
lola: time limit : 247 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-13
lola: result : true
lola: markings : 77030
lola: fired transitions : 115931
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 PolyORBLF-PT-S02J06T06-CTLFireability-12
lola: time limit : 266 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-12
lola: result : true
lola: markings : 390
lola: fired transitions : 390
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 PolyORBLF-PT-S02J06T06-CTLFireability-11
lola: time limit : 288 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 3/288 3/32 PolyORBLF-PT-S02J06T06-CTLFireability-11 309667 m, 61933 m/sec, 796989 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 8/288 7/32 PolyORBLF-PT-S02J06T06-CTLFireability-11 695431 m, 77152 m/sec, 2051331 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 13/288 9/32 PolyORBLF-PT-S02J06T06-CTLFireability-11 1036829 m, 68279 m/sec, 3318972 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 38 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-11
lola: result : false
lola: markings : 1065181
lola: fired transitions : 3394247
lola: time used : 13.000000
lola: memory pages used : 10
lola: LAUNCH task # 35 (type EXCL) for 34 PolyORBLF-PT-S02J06T06-CTLFireability-10
lola: time limit : 313 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-10
lola: result : true
lola: markings : 95
lola: fired transitions : 94
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 PolyORBLF-PT-S02J06T06-CTLFireability-06
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-06
lola: result : true
lola: markings : 388
lola: fired transitions : 777
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 PolyORBLF-PT-S02J06T06-CTLFireability-05
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/383 5/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 466054 m, 93210 m/sec, 1078331 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/383 9/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 924785 m, 91746 m/sec, 2199279 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/383 12/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 1373424 m, 89727 m/sec, 3327104 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/383 16/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 1809659 m, 87247 m/sec, 4459049 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/383 20/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 2235656 m, 85199 m/sec, 5590030 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/383 23/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 2651590 m, 83186 m/sec, 6718453 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/383 27/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 3072667 m, 84215 m/sec, 7837776 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/383 30/32 PolyORBLF-PT-S02J06T06-CTLFireability-05 3472379 m, 79942 m/sec, 8935746 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 PolyORBLF-PT-S02J06T06-CTLFireability-04
lola: time limit : 425 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/425 6/32 PolyORBLF-PT-S02J06T06-CTLFireability-04 641793 m, 128358 m/sec, 1327421 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/425 10/32 PolyORBLF-PT-S02J06T06-CTLFireability-04 1249650 m, 121571 m/sec, 2643541 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/425 15/32 PolyORBLF-PT-S02J06T06-CTLFireability-04 1808703 m, 111810 m/sec, 3945388 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/425 19/32 PolyORBLF-PT-S02J06T06-CTLFireability-04 2333075 m, 104874 m/sec, 5254035 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/425 22/32 PolyORBLF-PT-S02J06T06-CTLFireability-04 2847091 m, 102803 m/sec, 6549376 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/425 27/32 PolyORBLF-PT-S02J06T06-CTLFireability-04 3391464 m, 108874 m/sec, 7800850 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/425 31/32 PolyORBLF-PT-S02J06T06-CTLFireability-04 3974946 m, 116696 m/sec, 9020118 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 1 0 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 6 PolyORBLF-PT-S02J06T06-CTLFireability-02
lola: time limit : 481 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/481 8/32 PolyORBLF-PT-S02J06T06-CTLFireability-02 799523 m, 159904 m/sec, 1363032 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/481 15/32 PolyORBLF-PT-S02J06T06-CTLFireability-02 1529637 m, 146022 m/sec, 2726654 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/481 22/32 PolyORBLF-PT-S02J06T06-CTLFireability-02 2197110 m, 133494 m/sec, 4111047 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/481 27/32 PolyORBLF-PT-S02J06T06-CTLFireability-02 2787501 m, 118078 m/sec, 5496635 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S02J06T06-CTLFireability-00
lola: time limit : 557 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/557 10/32 PolyORBLF-PT-S02J06T06-CTLFireability-00 1016394 m, 203278 m/sec, 1299838 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/557 19/32 PolyORBLF-PT-S02J06T06-CTLFireability-00 1911679 m, 179057 m/sec, 2603967 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/557 26/32 PolyORBLF-PT-S02J06T06-CTLFireability-00 2734625 m, 164589 m/sec, 3892757 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 PolyORBLF-PT-S02J06T06-CTLFireability-08
lola: time limit : 664 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-08
lola: result : true
lola: markings : 229
lola: fired transitions : 458
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 PolyORBLF-PT-S02J06T06-CTLFireability-07
lola: time limit : 830 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-07
lola: result : false
lola: markings : 711
lola: fired transitions : 796
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 PolyORBLF-PT-S02J06T06-CTLFireability-09
lola: time limit : 1107 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-09
lola: result : false
lola: markings : 105
lola: fired transitions : 107
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 PolyORBLF-PT-S02J06T06-CTLFireability-15
lola: time limit : 1661 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-15
lola: result : false
lola: markings : 390
lola: fired transitions : 391
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 PolyORBLF-PT-S02J06T06-CTLFireability-03
lola: time limit : 3322 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for PolyORBLF-PT-S02J06T06-CTLFireability-03
lola: result : true
lola: markings : 30967
lola: fired transitions : 74950
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T06-CTLFireability-00: CTL unknown AGGR
PolyORBLF-PT-S02J06T06-CTLFireability-01: CTL unknown AGGR
PolyORBLF-PT-S02J06T06-CTLFireability-02: CONJ unknown CONJ
PolyORBLF-PT-S02J06T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-04: CTL unknown AGGR
PolyORBLF-PT-S02J06T06-CTLFireability-05: CTL unknown AGGR
PolyORBLF-PT-S02J06T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-07: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-09: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-11: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-12: CTL true CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-13: DISJ true state space /EXEG
PolyORBLF-PT-S02J06T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-PT-S02J06T06-CTLFireability-15: CTL false CTL model checker


Time elapsed: 278 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S02J06T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S02J06T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873946700514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S02J06T06.tgz
mv PolyORBLF-PT-S02J06T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;