fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r294-tall-167873946700490
Last Updated
May 14, 2023

About the Execution of LoLA for PolyORBLF-PT-S02J04T06

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2506.460 3600000.00 11131899.00 7179.40 F??TFFTT?FT?FT?? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r294-tall-167873946700490.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PolyORBLF-PT-S02J04T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873946700490
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 15K Feb 26 14:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 14:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 25K Feb 26 14:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 135K Feb 26 14:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.1K Feb 25 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 33K Feb 25 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 25 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 39K Feb 26 14:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 227K Feb 26 14:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 31K Feb 26 14:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 177K Feb 26 14:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.7K Feb 25 16:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 862K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S02J04T06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678880923973

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S02J04T06
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PolyORBLF-PT-S02J04T06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J04T06-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13706984 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16162564 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 28 (type CNST) for 27 PolyORBLF-PT-S02J04T06-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 28 (type CNST) for PolyORBLF-PT-S02J04T06-CTLFireability-09
lola: result : false
lola: LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-PT-S02J04T06-CTLFireability-05
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 16 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-05
lola: result : false
lola: markings : 3646
lola: fired transitions : 5668
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 37 (type EXCL) for 36 PolyORBLF-PT-S02J04T06-CTLFireability-12
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 37 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-12
lola: result : false
lola: markings : 390
lola: fired transitions : 780
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 PolyORBLF-PT-S02J04T06-CTLFireability-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 30 PolyORBLF-PT-S02J04T06-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type EQUN) for 30 PolyORBLF-PT-S02J04T06-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type SRCH) for 30 PolyORBLF-PT-S02J04T06-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 48 (type FNDP) for PolyORBLF-PT-S02J04T06-CTLFireability-10
lola: result : true
lola: fired transitions : 41
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 51 (type EQUN) for PolyORBLF-PT-S02J04T06-CTLFireability-10 (obsolete)
lola: CANCELED task # 55 (type SRCH) for PolyORBLF-PT-S02J04T06-CTLFireability-10 (obsolete)
lola: LAUNCH task # 49 (type FNDP) for 24 PolyORBLF-PT-S02J04T06-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 24 PolyORBLF-PT-S02J04T06-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SRCH) for 24 PolyORBLF-PT-S02J04T06-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SRCH) for PolyORBLF-PT-S02J04T06-CTLFireability-08
lola: result : unknown
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-51.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-50.sara.
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/299 7/32 PolyORBLF-PT-S02J04T06-CTLFireability-15 789512 m, 157902 m/sec, 877214 t fired, .
49 EF FNDP 5/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 317046 t fired, 6 attempts, .
50 EF STEQ 5/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 12 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/299 15/32 PolyORBLF-PT-S02J04T06-CTLFireability-15 1744439 m, 190985 m/sec, 1987493 t fired, .
49 EF FNDP 10/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 702020 t fired, 61 attempts, .
50 EF STEQ 10/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 17 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/299 23/32 PolyORBLF-PT-S02J04T06-CTLFireability-15 2679412 m, 186994 m/sec, 3101470 t fired, .
49 EF FNDP 15/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 1089328 t fired, 155 attempts, .
50 EF STEQ 15/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 22 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/299 31/32 PolyORBLF-PT-S02J04T06-CTLFireability-15 3598478 m, 183813 m/sec, 4210326 t fired, .
49 EF FNDP 20/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 1474064 t fired, 297 attempts, .
50 EF STEQ 20/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 27 secs. Pages in use: 31
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 25/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 1860949 t fired, 437 attempts, .
50 EF STEQ 25/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 32 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 PolyORBLF-PT-S02J04T06-CTLFireability-14
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/324 6/32 PolyORBLF-PT-S02J04T06-CTLFireability-14 557659 m, 111531 m/sec, 1196762 t fired, .
49 EF FNDP 30/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 2246000 t fired, 591 attempts, .
50 EF STEQ 30/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 37 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/324 10/32 PolyORBLF-PT-S02J04T06-CTLFireability-14 1047397 m, 97947 m/sec, 2409189 t fired, .
49 EF FNDP 35/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 2632133 t fired, 770 attempts, .
50 EF STEQ 35/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 42 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/324 14/32 PolyORBLF-PT-S02J04T06-CTLFireability-14 1524773 m, 95475 m/sec, 3613800 t fired, .
49 EF FNDP 40/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 3022065 t fired, 951 attempts, .
50 EF STEQ 40/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/324 18/32 PolyORBLF-PT-S02J04T06-CTLFireability-14 1982626 m, 91570 m/sec, 4826697 t fired, .
49 EF FNDP 45/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 3407892 t fired, 1127 attempts, .
50 EF STEQ 45/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/324 22/32 PolyORBLF-PT-S02J04T06-CTLFireability-14 2454505 m, 94375 m/sec, 6036012 t fired, .
49 EF FNDP 50/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 3792120 t fired, 1328 attempts, .
50 EF STEQ 50/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/324 26/32 PolyORBLF-PT-S02J04T06-CTLFireability-14 2916477 m, 92394 m/sec, 7219422 t fired, .
49 EF FNDP 55/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 4179702 t fired, 1519 attempts, .
50 EF STEQ 55/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/324 31/32 PolyORBLF-PT-S02J04T06-CTLFireability-14 3391329 m, 94970 m/sec, 8422033 t fired, .
49 EF FNDP 60/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 4567731 t fired, 1705 attempts, .
50 EF STEQ 60/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 65/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 4958886 t fired, 1880 attempts, .
50 EF STEQ 65/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 PolyORBLF-PT-S02J04T06-CTLFireability-13
lola: time limit : 352 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-13
lola: result : true
lola: markings : 2042
lola: fired transitions : 8549
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 PolyORBLF-PT-S02J04T06-CTLFireability-11
lola: time limit : 392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/392 3/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 266604 m, 53320 m/sec, 1603268 t fired, .
49 EF FNDP 70/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 5348134 t fired, 2098 attempts, .
50 EF STEQ 70/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/392 5/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 521471 m, 50973 m/sec, 3194590 t fired, .
49 EF FNDP 75/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 5735461 t fired, 2314 attempts, .
50 EF STEQ 75/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/392 7/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 772029 m, 50111 m/sec, 4774925 t fired, .
49 EF FNDP 80/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 6120668 t fired, 2536 attempts, .
50 EF STEQ 80/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/392 9/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 1018046 m, 49203 m/sec, 6345316 t fired, .
49 EF FNDP 85/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 6505432 t fired, 2757 attempts, .
50 EF STEQ 85/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/392 11/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 1255643 m, 47519 m/sec, 7871277 t fired, .
49 EF FNDP 90/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 6898821 t fired, 2978 attempts, .
50 EF STEQ 90/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/392 13/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 1492828 m, 47437 m/sec, 9405236 t fired, .
49 EF FNDP 95/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 7288671 t fired, 3214 attempts, .
50 EF STEQ 95/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/392 14/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 1730964 m, 47627 m/sec, 10960572 t fired, .
49 EF FNDP 100/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 7672547 t fired, 3409 attempts, .
50 EF STEQ 100/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/392 16/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 1966356 m, 47078 m/sec, 12508399 t fired, .
49 EF FNDP 105/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 8056915 t fired, 3618 attempts, .
50 EF STEQ 105/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/392 18/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 2197944 m, 46317 m/sec, 14039204 t fired, .
49 EF FNDP 110/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 8444727 t fired, 3839 attempts, .
50 EF STEQ 110/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/392 20/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 2429791 m, 46369 m/sec, 15576931 t fired, .
49 EF FNDP 115/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 8837334 t fired, 4044 attempts, .
50 EF STEQ 115/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/392 22/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 2663971 m, 46836 m/sec, 17123686 t fired, .
49 EF FNDP 120/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 9229138 t fired, 4266 attempts, .
50 EF STEQ 120/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/392 24/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 2895247 m, 46255 m/sec, 18659852 t fired, .
49 EF FNDP 125/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 9622331 t fired, 4476 attempts, .
50 EF STEQ 125/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/392 25/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 3122807 m, 45512 m/sec, 20199429 t fired, .
49 EF FNDP 130/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 10015220 t fired, 4726 attempts, .
50 EF STEQ 130/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/392 27/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 3352829 m, 46004 m/sec, 21736871 t fired, .
49 EF FNDP 135/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 10407117 t fired, 4939 attempts, .
50 EF STEQ 135/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/392 29/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 3581538 m, 45741 m/sec, 23271816 t fired, .
49 EF FNDP 140/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 10799222 t fired, 5146 attempts, .
50 EF STEQ 140/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/392 31/32 PolyORBLF-PT-S02J04T06-CTLFireability-11 3810509 m, 45794 m/sec, 24807764 t fired, .
49 EF FNDP 145/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 11192227 t fired, 5381 attempts, .
50 EF STEQ 145/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 150/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 11584474 t fired, 5610 attempts, .
50 EF STEQ 150/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 PolyORBLF-PT-S02J04T06-CTLFireability-07
lola: time limit : 430 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-07
lola: result : true
lola: markings : 395
lola: fired transitions : 793
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 PolyORBLF-PT-S02J04T06-CTLFireability-06
lola: time limit : 491 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-06
lola: result : true
lola: markings : 94783
lola: fired transitions : 270206
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-PT-S02J04T06-CTLFireability-03
lola: time limit : 573 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-03
lola: result : true
lola: markings : 180
lola: fired transitions : 180
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-PT-S02J04T06-CTLFireability-02
lola: time limit : 688 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/688 6/32 PolyORBLF-PT-S02J04T06-CTLFireability-02 614148 m, 122829 m/sec, 816274 t fired, .
49 EF FNDP 155/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 11977928 t fired, 5837 attempts, .
50 EF STEQ 155/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/688 11/32 PolyORBLF-PT-S02J04T06-CTLFireability-02 1277924 m, 132755 m/sec, 1800070 t fired, .
49 EF FNDP 160/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 12371670 t fired, 6079 attempts, .
50 EF STEQ 160/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/688 16/32 PolyORBLF-PT-S02J04T06-CTLFireability-02 1897399 m, 123895 m/sec, 2802157 t fired, .
49 EF FNDP 165/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 12764171 t fired, 6297 attempts, .
50 EF STEQ 165/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/688 21/32 PolyORBLF-PT-S02J04T06-CTLFireability-02 2496117 m, 119743 m/sec, 3806997 t fired, .
49 EF FNDP 170/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 13156692 t fired, 6523 attempts, .
50 EF STEQ 170/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/688 25/32 PolyORBLF-PT-S02J04T06-CTLFireability-02 3084472 m, 117671 m/sec, 4821705 t fired, .
49 EF FNDP 175/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 13550138 t fired, 6744 attempts, .
50 EF STEQ 175/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/688 30/32 PolyORBLF-PT-S02J04T06-CTLFireability-02 3658288 m, 114763 m/sec, 5834845 t fired, .
49 EF FNDP 180/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 13943647 t fired, 6957 attempts, .
50 EF STEQ 180/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 185/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 14337085 t fired, 7186 attempts, .
50 EF STEQ 185/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S02J04T06-CTLFireability-01
lola: time limit : 852 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/852 9/32 PolyORBLF-PT-S02J04T06-CTLFireability-01 931889 m, 186377 m/sec, 1415023 t fired, .
49 EF FNDP 190/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 14730121 t fired, 7413 attempts, .
50 EF STEQ 190/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/852 18/32 PolyORBLF-PT-S02J04T06-CTLFireability-01 1887519 m, 191126 m/sec, 2774878 t fired, .
49 EF FNDP 195/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 15123049 t fired, 7635 attempts, .
50 EF STEQ 195/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/852 25/32 PolyORBLF-PT-S02J04T06-CTLFireability-01 2716141 m, 165724 m/sec, 4125169 t fired, .
49 EF FNDP 200/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 15513123 t fired, 7848 attempts, .
50 EF STEQ 200/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/852 31/32 PolyORBLF-PT-S02J04T06-CTLFireability-01 3457868 m, 148345 m/sec, 5519787 t fired, .
49 EF FNDP 205/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 15902889 t fired, 8069 attempts, .
50 EF STEQ 205/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 1 2 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 210/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 16293786 t fired, 8285 attempts, .
50 EF STEQ 210/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S02J04T06-CTLFireability-00
lola: time limit : 1127 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-00
lola: result : false
lola: markings : 390
lola: fired transitions : 1160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 24 PolyORBLF-PT-S02J04T06-CTLFireability-08
lola: time limit : 1691 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 215/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 16684334 t fired, 8539 attempts, .
50 EF STEQ 215/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 5/1691 3/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 327996 m, 65599 m/sec, 389791 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 220/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 17074372 t fired, 8769 attempts, .
50 EF STEQ 220/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 10/1691 5/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 649174 m, 64235 m/sec, 793367 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 225/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 17464329 t fired, 8981 attempts, .
50 EF STEQ 225/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 15/1691 7/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 963778 m, 62920 m/sec, 1209292 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 230/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 17854156 t fired, 9178 attempts, .
50 EF STEQ 230/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 20/1691 9/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 1278562 m, 62956 m/sec, 1625385 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 235/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 18244673 t fired, 9407 attempts, .
50 EF STEQ 235/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 25/1691 10/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 1591694 m, 62626 m/sec, 2058644 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 240/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 18634289 t fired, 9620 attempts, .
50 EF STEQ 240/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 30/1691 12/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 1898672 m, 61395 m/sec, 2493649 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 245/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 19025036 t fired, 9859 attempts, .
50 EF STEQ 245/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 35/1691 14/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 2206296 m, 61524 m/sec, 2951414 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 250/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 19415219 t fired, 10101 attempts, .
50 EF STEQ 250/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 40/1691 16/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 2511648 m, 61070 m/sec, 3388901 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 255/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 19806679 t fired, 10293 attempts, .
50 EF STEQ 255/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 45/1691 18/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 2813916 m, 60453 m/sec, 3850561 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 260/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 20143568 t fired, 10501 attempts, .
50 EF STEQ 260/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 50/1691 20/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 3114410 m, 60098 m/sec, 4304975 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 265/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 20533474 t fired, 10742 attempts, .
50 EF STEQ 265/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 55/1691 22/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 3404752 m, 58068 m/sec, 4703039 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 270/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 20924832 t fired, 10968 attempts, .
50 EF STEQ 270/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 60/1691 24/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 3707232 m, 60496 m/sec, 5126320 t fired, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 275/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 21317513 t fired, 11176 attempts, .
50 EF STEQ 275/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 65/1691 25/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 3921853 m, 42924 m/sec, 5456305 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 280/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 21710696 t fired, 11425 attempts, .
50 EF STEQ 280/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 70/1691 27/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 4161632 m, 47955 m/sec, 5842577 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 285/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 22073215 t fired, 11630 attempts, .
50 EF STEQ 285/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 75/1691 28/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 4420197 m, 51713 m/sec, 6249818 t fired, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 290/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 22465083 t fired, 11801 attempts, .
50 EF STEQ 290/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 80/1691 30/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 4624894 m, 40939 m/sec, 6557272 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 3 0 2 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 295/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 22856670 t fired, 12032 attempts, .
50 EF STEQ 295/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.
54 EF EXCL 85/1691 31/32 PolyORBLF-PT-S02J04T06-CTLFireability-08 4927694 m, 60560 m/sec, 6988075 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-04: F 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 300/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 23249072 t fired, 12259 attempts, .
50 EF STEQ 300/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 12 PolyORBLF-PT-S02J04T06-CTLFireability-04
lola: time limit : 3293 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for PolyORBLF-PT-S02J04T06-CTLFireability-04
lola: result : true
lola: markings : 334
lola: fired transitions : 334
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 305/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 23642546 t fired, 12487 attempts, .
50 EF STEQ 305/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 310/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 24036509 t fired, 12724 attempts, .
50 EF STEQ 310/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 315/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 24429913 t fired, 12949 attempts, .
50 EF STEQ 315/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 320/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 24824229 t fired, 13178 attempts, .
50 EF STEQ 320/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 325/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 25217969 t fired, 13378 attempts, .
50 EF STEQ 325/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 330/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 25612517 t fired, 13603 attempts, .
50 EF STEQ 330/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 335/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 26005218 t fired, 13844 attempts, .
50 EF STEQ 335/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 340/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 26399184 t fired, 14057 attempts, .
50 EF STEQ 340/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 345/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 26792479 t fired, 14290 attempts, .
50 EF STEQ 345/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 350/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 27185943 t fired, 14518 attempts, .
50 EF STEQ 350/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 355/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 27579444 t fired, 14725 attempts, .
50 EF STEQ 355/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 360/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 27972373 t fired, 14953 attempts, .
50 EF STEQ 360/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 365/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 28366019 t fired, 15189 attempts, .
50 EF STEQ 365/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 370/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 28759441 t fired, 15391 attempts, .
50 EF STEQ 370/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 375/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 29153944 t fired, 15624 attempts, .
50 EF STEQ 375/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 380/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 29548417 t fired, 15853 attempts, .
50 EF STEQ 380/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 385/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 29942501 t fired, 16091 attempts, .
50 EF STEQ 385/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 390/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 30336435 t fired, 16342 attempts, .
50 EF STEQ 390/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 395/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 30729988 t fired, 16550 attempts, .
50 EF STEQ 395/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 400/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 31123993 t fired, 16762 attempts, .
50 EF STEQ 400/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 405/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 31518491 t fired, 16980 attempts, .
50 EF STEQ 405/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 410/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 31912793 t fired, 17198 attempts, .
50 EF STEQ 410/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 415/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 32306802 t fired, 17423 attempts, .
50 EF STEQ 415/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 420/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 32701101 t fired, 17657 attempts, .
50 EF STEQ 420/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 425/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 33094507 t fired, 17862 attempts, .
50 EF STEQ 425/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 430/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 33488142 t fired, 18096 attempts, .
50 EF STEQ 430/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 435/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 33881528 t fired, 18308 attempts, .
50 EF STEQ 435/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 440/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 34275013 t fired, 18516 attempts, .
50 EF STEQ 440/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 445/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 34669284 t fired, 18748 attempts, .
50 EF STEQ 445/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 450/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 35062533 t fired, 18970 attempts, .
50 EF STEQ 450/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 455/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 35456384 t fired, 19181 attempts, .
50 EF STEQ 455/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 460/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 35851658 t fired, 19399 attempts, .
50 EF STEQ 460/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 465/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 36246413 t fired, 19626 attempts, .
50 EF STEQ 465/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 470/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 36640601 t fired, 19845 attempts, .
50 EF STEQ 470/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 475/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 37034500 t fired, 20055 attempts, .
50 EF STEQ 475/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 480/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 37429095 t fired, 20286 attempts, .
50 EF STEQ 480/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 485/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 37822588 t fired, 20519 attempts, .
50 EF STEQ 485/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 490/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 38216320 t fired, 20747 attempts, .
50 EF STEQ 490/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 495/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 38610068 t fired, 20978 attempts, .
50 EF STEQ 495/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 500/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 39004377 t fired, 21197 attempts, .
50 EF STEQ 500/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 505/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 39397695 t fired, 21429 attempts, .
50 EF STEQ 505/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 510/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 39789670 t fired, 21660 attempts, .
50 EF STEQ 510/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 515/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 40184208 t fired, 21872 attempts, .
50 EF STEQ 515/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 520/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 40578884 t fired, 22088 attempts, .
50 EF STEQ 520/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 525/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 40972892 t fired, 22301 attempts, .
50 EF STEQ 525/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 530/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 41367532 t fired, 22488 attempts, .
50 EF STEQ 530/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 535/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 41763914 t fired, 22710 attempts, .
50 EF STEQ 535/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 540/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 42160325 t fired, 22942 attempts, .
50 EF STEQ 540/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 545/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 42556896 t fired, 23161 attempts, .
50 EF STEQ 545/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 550/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 42952949 t fired, 23404 attempts, .
50 EF STEQ 550/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 555/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 43349686 t fired, 23645 attempts, .
50 EF STEQ 555/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 560/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 43745960 t fired, 23877 attempts, .
50 EF STEQ 560/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 565/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 44142350 t fired, 24087 attempts, .
50 EF STEQ 565/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 570/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 44538698 t fired, 24287 attempts, .
50 EF STEQ 570/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 575/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 44935328 t fired, 24504 attempts, .
50 EF STEQ 575/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 582 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 580/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 45331878 t fired, 24730 attempts, .
50 EF STEQ 580/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 587 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 585/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 45727861 t fired, 24952 attempts, .
50 EF STEQ 585/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 592 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 590/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 46124397 t fired, 25180 attempts, .
50 EF STEQ 590/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 595/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 46520997 t fired, 25395 attempts, .
50 EF STEQ 595/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 602 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 600/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 46918152 t fired, 25626 attempts, .
50 EF STEQ 600/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 607 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 605/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 47314634 t fired, 25859 attempts, .
50 EF STEQ 605/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 612 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 610/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 47711618 t fired, 26106 attempts, .
50 EF STEQ 610/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 617 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 615/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 48108047 t fired, 26309 attempts, .
50 EF STEQ 615/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 622 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 620/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 48504852 t fired, 26540 attempts, .
50 EF STEQ 620/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 627 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 625/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 48901425 t fired, 26759 attempts, .
50 EF STEQ 625/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 632 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 630/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 49297695 t fired, 26984 attempts, .
50 EF STEQ 630/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 637 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 635/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 49694265 t fired, 27193 attempts, .
50 EF STEQ 635/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 642 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 640/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 50090641 t fired, 27395 attempts, .
50 EF STEQ 640/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 645/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 50486963 t fired, 27612 attempts, .
50 EF STEQ 645/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 652 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 650/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 50880113 t fired, 27821 attempts, .
50 EF STEQ 650/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 657 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 655/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 51276251 t fired, 28043 attempts, .
50 EF STEQ 655/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 662 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 660/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 51672440 t fired, 28259 attempts, .
50 EF STEQ 660/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 667 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 665/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 52068786 t fired, 28488 attempts, .
50 EF STEQ 665/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 672 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 670/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 52465406 t fired, 28706 attempts, .
50 EF STEQ 670/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 677 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 675/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 52860862 t fired, 28932 attempts, .
50 EF STEQ 675/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 682 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 680/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 53254790 t fired, 29156 attempts, .
50 EF STEQ 680/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 687 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 685/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 53648035 t fired, 29365 attempts, .
50 EF STEQ 685/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 692 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 690/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 54042031 t fired, 29598 attempts, .
50 EF STEQ 690/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 697 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 695/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 54435571 t fired, 29816 attempts, .
50 EF STEQ 695/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 702 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 700/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 54829033 t fired, 30002 attempts, .
50 EF STEQ 700/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 707 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 705/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 55223311 t fired, 30221 attempts, .
50 EF STEQ 705/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 712 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 710/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 55617351 t fired, 30447 attempts, .
50 EF STEQ 710/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 717 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 715/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 56011438 t fired, 30671 attempts, .
50 EF STEQ 715/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 722 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 720/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 56405813 t fired, 30881 attempts, .
50 EF STEQ 720/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 727 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 725/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 56800862 t fired, 31098 attempts, .
50 EF STEQ 725/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 732 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 730/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 57196259 t fired, 31337 attempts, .
50 EF STEQ 730/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 735/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 57590839 t fired, 31559 attempts, .
50 EF STEQ 735/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 742 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 740/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 57985253 t fired, 31779 attempts, .
50 EF STEQ 740/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 747 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 745/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 58378983 t fired, 31979 attempts, .
50 EF STEQ 745/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 752 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 750/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 58774017 t fired, 32210 attempts, .
50 EF STEQ 750/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 757 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 755/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 59169033 t fired, 32432 attempts, .
50 EF STEQ 755/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 762 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 760/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 59563900 t fired, 32646 attempts, .
50 EF STEQ 760/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 767 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 765/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 59958806 t fired, 32880 attempts, .
50 EF STEQ 765/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 770/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 60353803 t fired, 33105 attempts, .
50 EF STEQ 770/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 777 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 775/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 60748881 t fired, 33323 attempts, .
50 EF STEQ 775/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 782 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 780/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 61143845 t fired, 33559 attempts, .
50 EF STEQ 780/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 787 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 785/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 61537836 t fired, 33755 attempts, .
50 EF STEQ 785/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 792 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 790/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 61932147 t fired, 33981 attempts, .
50 EF STEQ 790/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 797 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 795/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 62326864 t fired, 34177 attempts, .
50 EF STEQ 795/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 802 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 800/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 62721316 t fired, 34391 attempts, .
50 EF STEQ 800/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 807 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 805/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 63115795 t fired, 34614 attempts, .
50 EF STEQ 805/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 812 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 810/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 63510740 t fired, 34833 attempts, .
50 EF STEQ 810/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 817 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 815/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 63905412 t fired, 35069 attempts, .
50 EF STEQ 815/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 822 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 820/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 64299794 t fired, 35262 attempts, .
50 EF STEQ 820/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 827 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 825/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 64693954 t fired, 35477 attempts, .
50 EF STEQ 825/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 832 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 830/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 65088632 t fired, 35692 attempts, .
50 EF STEQ 830/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 837 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 835/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 65482949 t fired, 35902 attempts, .
50 EF STEQ 835/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 842 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 840/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 65877600 t fired, 36122 attempts, .
50 EF STEQ 840/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 847 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 845/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 66272135 t fired, 36355 attempts, .
50 EF STEQ 845/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 852 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 850/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 66667010 t fired, 36614 attempts, .
50 EF STEQ 850/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 857 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 855/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 67061573 t fired, 36842 attempts, .
50 EF STEQ 855/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 862 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 860/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 67456378 t fired, 37074 attempts, .
50 EF STEQ 860/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 867 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 865/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 67850815 t fired, 37261 attempts, .
50 EF STEQ 865/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 872 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 870/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 68245167 t fired, 37482 attempts, .
50 EF STEQ 870/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 877 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 875/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 68638189 t fired, 37693 attempts, .
50 EF STEQ 875/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 882 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 880/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 69032880 t fired, 37934 attempts, .
50 EF STEQ 880/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 887 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 885/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 69427407 t fired, 38155 attempts, .
50 EF STEQ 885/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 892 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 890/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 69822486 t fired, 38385 attempts, .
50 EF STEQ 890/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 897 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 895/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 70217068 t fired, 38616 attempts, .
50 EF STEQ 895/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 902 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 900/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 70611670 t fired, 38811 attempts, .
50 EF STEQ 900/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 907 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 905/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 71006372 t fired, 39046 attempts, .
50 EF STEQ 905/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 912 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 910/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 71400506 t fired, 39248 attempts, .
50 EF STEQ 910/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 917 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 915/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 71795779 t fired, 39486 attempts, .
50 EF STEQ 915/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 922 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 920/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 72190439 t fired, 39686 attempts, .
50 EF STEQ 920/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 927 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 925/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 72584778 t fired, 39920 attempts, .
50 EF STEQ 925/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 932 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 930/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 72979101 t fired, 40157 attempts, .
50 EF STEQ 930/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 937 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 935/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 73373684 t fired, 40404 attempts, .
50 EF STEQ 935/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 942 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 940/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 73768734 t fired, 40642 attempts, .
50 EF STEQ 940/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 947 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 945/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 74163869 t fired, 40853 attempts, .
50 EF STEQ 945/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 952 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 950/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 74558860 t fired, 41082 attempts, .
50 EF STEQ 950/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 957 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 955/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 74953793 t fired, 41308 attempts, .
50 EF STEQ 955/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 962 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 960/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 75348583 t fired, 41524 attempts, .
50 EF STEQ 960/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 967 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 965/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 75743839 t fired, 41743 attempts, .
50 EF STEQ 965/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 972 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 970/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 76137682 t fired, 41957 attempts, .
50 EF STEQ 970/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 977 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 975/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 76532385 t fired, 42173 attempts, .
50 EF STEQ 975/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 982 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 980/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 76927803 t fired, 42403 attempts, .
50 EF STEQ 980/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 987 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 985/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 77322801 t fired, 42620 attempts, .
50 EF STEQ 985/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 992 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 990/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 77717674 t fired, 42822 attempts, .
50 EF STEQ 990/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 995/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 78112576 t fired, 43061 attempts, .
50 EF STEQ 995/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1000/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 78506807 t fired, 43281 attempts, .
50 EF STEQ 1000/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1005/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 78888715 t fired, 43503 attempts, .
50 EF STEQ 1005/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1010/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 79281006 t fired, 43738 attempts, .
50 EF STEQ 1010/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1015/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 79674394 t fired, 43951 attempts, .
50 EF STEQ 1015/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1020/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 80068344 t fired, 44168 attempts, .
50 EF STEQ 1020/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1025/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 80461143 t fired, 44391 attempts, .
50 EF STEQ 1025/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1030/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 80854821 t fired, 44587 attempts, .
50 EF STEQ 1030/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1035/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 81248938 t fired, 44791 attempts, .
50 EF STEQ 1035/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1040/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 81642998 t fired, 44999 attempts, .
50 EF STEQ 1040/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1045/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 82038042 t fired, 45236 attempts, .
50 EF STEQ 1045/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1050/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 82433363 t fired, 45478 attempts, .
50 EF STEQ 1050/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1055/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 82828381 t fired, 45680 attempts, .
50 EF STEQ 1055/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1060/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 83223209 t fired, 45919 attempts, .
50 EF STEQ 1060/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1065/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 83614965 t fired, 46153 attempts, .
50 EF STEQ 1065/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1070/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 84008571 t fired, 46390 attempts, .
50 EF STEQ 1070/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1075/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 84403148 t fired, 46615 attempts, .
50 EF STEQ 1075/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1080/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 84797007 t fired, 46825 attempts, .
50 EF STEQ 1080/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1085/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 85189790 t fired, 47033 attempts, .
50 EF STEQ 1085/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1090/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 85583706 t fired, 47251 attempts, .
50 EF STEQ 1090/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1095/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 85977657 t fired, 47474 attempts, .
50 EF STEQ 1095/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1100/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 86369987 t fired, 47694 attempts, .
50 EF STEQ 1100/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1105/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 86763643 t fired, 47911 attempts, .
50 EF STEQ 1105/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1110/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 87156574 t fired, 48138 attempts, .
50 EF STEQ 1110/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1115/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 87551414 t fired, 48347 attempts, .
50 EF STEQ 1115/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1120/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 87933954 t fired, 48545 attempts, .
50 EF STEQ 1120/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1125/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 88326186 t fired, 48732 attempts, .
50 EF STEQ 1125/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1130/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 88719655 t fired, 48951 attempts, .
50 EF STEQ 1130/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1135/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 89113856 t fired, 49168 attempts, .
50 EF STEQ 1135/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1140/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 89507660 t fired, 49400 attempts, .
50 EF STEQ 1140/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1145/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 89900323 t fired, 49617 attempts, .
50 EF STEQ 1145/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1150/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 90294135 t fired, 49866 attempts, .
50 EF STEQ 1150/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1155/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 90686825 t fired, 50094 attempts, .
50 EF STEQ 1155/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1160/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 91080769 t fired, 50322 attempts, .
50 EF STEQ 1160/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1165/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 91474780 t fired, 50561 attempts, .
50 EF STEQ 1165/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1170/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 91868451 t fired, 50768 attempts, .
50 EF STEQ 1170/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1175/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 92262142 t fired, 50981 attempts, .
50 EF STEQ 1175/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1180/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 92658011 t fired, 51214 attempts, .
50 EF STEQ 1180/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1185/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 93050969 t fired, 51413 attempts, .
50 EF STEQ 1185/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1190/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 93440340 t fired, 51651 attempts, .
50 EF STEQ 1190/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1195/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 93833160 t fired, 51873 attempts, .
50 EF STEQ 1195/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1200/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 94228527 t fired, 52094 attempts, .
50 EF STEQ 1200/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1205/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 94622832 t fired, 52327 attempts, .
50 EF STEQ 1205/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1210/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 95017386 t fired, 52553 attempts, .
50 EF STEQ 1210/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1215/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 95410571 t fired, 52765 attempts, .
50 EF STEQ 1215/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1220/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 95803124 t fired, 53013 attempts, .
50 EF STEQ 1220/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1225/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 96193682 t fired, 53236 attempts, .
50 EF STEQ 1225/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1230/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 96588692 t fired, 53465 attempts, .
50 EF STEQ 1230/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1235/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 96981868 t fired, 53687 attempts, .
50 EF STEQ 1235/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1240/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 97374165 t fired, 53903 attempts, .
50 EF STEQ 1240/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1245/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 97767890 t fired, 54114 attempts, .
50 EF STEQ 1245/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1250/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 98162005 t fired, 54338 attempts, .
50 EF STEQ 1250/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1255/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 98554534 t fired, 54582 attempts, .
50 EF STEQ 1255/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1260/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 98948733 t fired, 54785 attempts, .
50 EF STEQ 1260/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1265/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 99342875 t fired, 55021 attempts, .
50 EF STEQ 1265/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1270/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 99738136 t fired, 55249 attempts, .
50 EF STEQ 1270/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1275/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 100130902 t fired, 55471 attempts, .
50 EF STEQ 1275/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1280/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 100523287 t fired, 55683 attempts, .
50 EF STEQ 1280/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1285/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 100921459 t fired, 55904 attempts, .
50 EF STEQ 1285/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1290/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 101315334 t fired, 56107 attempts, .
50 EF STEQ 1290/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1295/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 101706942 t fired, 56314 attempts, .
50 EF STEQ 1295/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1300/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 102102609 t fired, 56554 attempts, .
50 EF STEQ 1300/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1305/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 102498403 t fired, 56815 attempts, .
50 EF STEQ 1305/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1310/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 102891444 t fired, 57027 attempts, .
50 EF STEQ 1310/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1315/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 103284728 t fired, 57251 attempts, .
50 EF STEQ 1315/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1320/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 103680997 t fired, 57448 attempts, .
50 EF STEQ 1320/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1325/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 104072823 t fired, 57687 attempts, .
50 EF STEQ 1325/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1330/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 104468771 t fired, 57895 attempts, .
50 EF STEQ 1330/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1335/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 104864538 t fired, 58144 attempts, .
50 EF STEQ 1335/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1340/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 105258830 t fired, 58362 attempts, .
50 EF STEQ 1340/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1345/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 105642209 t fired, 58596 attempts, .
50 EF STEQ 1345/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1350/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 106037487 t fired, 58827 attempts, .
50 EF STEQ 1350/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1355/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 106421836 t fired, 59057 attempts, .
50 EF STEQ 1355/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1360/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 106817857 t fired, 59280 attempts, .
50 EF STEQ 1360/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1365/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 107211843 t fired, 59486 attempts, .
50 EF STEQ 1365/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1370/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 107607593 t fired, 59716 attempts, .
50 EF STEQ 1370/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1375/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 108003580 t fired, 59939 attempts, .
50 EF STEQ 1375/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1380/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 108398761 t fired, 60159 attempts, .
50 EF STEQ 1380/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1385/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 108793267 t fired, 60365 attempts, .
50 EF STEQ 1385/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1390/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 109188993 t fired, 60600 attempts, .
50 EF STEQ 1390/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1395/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 109584061 t fired, 60843 attempts, .
50 EF STEQ 1395/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1400/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 109979932 t fired, 61068 attempts, .
50 EF STEQ 1400/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1405/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 110375310 t fired, 61289 attempts, .
50 EF STEQ 1405/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1410/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 110771347 t fired, 61483 attempts, .
50 EF STEQ 1410/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1415/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 111166825 t fired, 61719 attempts, .
50 EF STEQ 1415/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1420/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 111562383 t fired, 61948 attempts, .
50 EF STEQ 1420/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1425/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 111958097 t fired, 62179 attempts, .
50 EF STEQ 1425/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1430/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 112353129 t fired, 62413 attempts, .
50 EF STEQ 1430/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1435/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 112748246 t fired, 62653 attempts, .
50 EF STEQ 1435/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1440/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 113143383 t fired, 62881 attempts, .
50 EF STEQ 1440/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1445/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 113539371 t fired, 63094 attempts, .
50 EF STEQ 1445/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1450/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 113935026 t fired, 63349 attempts, .
50 EF STEQ 1450/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1455/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 114331143 t fired, 63569 attempts, .
50 EF STEQ 1455/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1460/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 114717200 t fired, 63788 attempts, .
50 EF STEQ 1460/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1465/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 115106763 t fired, 64022 attempts, .
50 EF STEQ 1465/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1470/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 115499448 t fired, 64237 attempts, .
50 EF STEQ 1470/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1475/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 115892077 t fired, 64464 attempts, .
50 EF STEQ 1475/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1480/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 116284174 t fired, 64682 attempts, .
50 EF STEQ 1480/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1485/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 116677219 t fired, 64908 attempts, .
50 EF STEQ 1485/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1490/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 117066571 t fired, 65152 attempts, .
50 EF STEQ 1490/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1495/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 117460114 t fired, 65371 attempts, .
50 EF STEQ 1495/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1500/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 117853753 t fired, 65596 attempts, .
50 EF STEQ 1500/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1505/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 118246052 t fired, 65810 attempts, .
50 EF STEQ 1505/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1510/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 118637133 t fired, 66052 attempts, .
50 EF STEQ 1510/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1515/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 119026425 t fired, 66247 attempts, .
50 EF STEQ 1515/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1520/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 119415463 t fired, 66469 attempts, .
50 EF STEQ 1520/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1525/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 119805331 t fired, 66682 attempts, .
50 EF STEQ 1525/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1530/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 120194067 t fired, 66903 attempts, .
50 EF STEQ 1530/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1535/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 120584675 t fired, 67141 attempts, .
50 EF STEQ 1535/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1540/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 120972236 t fired, 67374 attempts, .
50 EF STEQ 1540/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1545/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 121362407 t fired, 67603 attempts, .
50 EF STEQ 1545/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1550/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 121755767 t fired, 67834 attempts, .
50 EF STEQ 1550/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1555/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 122149184 t fired, 68073 attempts, .
50 EF STEQ 1555/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1560/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 122543341 t fired, 68250 attempts, .
50 EF STEQ 1560/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1565/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 122938435 t fired, 68482 attempts, .
50 EF STEQ 1565/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1570/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 123332388 t fired, 68730 attempts, .
50 EF STEQ 1570/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1575/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 123726918 t fired, 68936 attempts, .
50 EF STEQ 1575/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1580/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 124118580 t fired, 69169 attempts, .
50 EF STEQ 1580/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1585/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 124513225 t fired, 69389 attempts, .
50 EF STEQ 1585/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1590/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 124908635 t fired, 69630 attempts, .
50 EF STEQ 1590/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1595/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 125303613 t fired, 69845 attempts, .
50 EF STEQ 1595/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1600/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 125698171 t fired, 70083 attempts, .
50 EF STEQ 1600/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1605/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 126093752 t fired, 70329 attempts, .
50 EF STEQ 1605/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1610/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 126486383 t fired, 70534 attempts, .
50 EF STEQ 1610/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1615/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 126881583 t fired, 70762 attempts, .
50 EF STEQ 1615/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1620/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 127271425 t fired, 70974 attempts, .
50 EF STEQ 1620/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1625/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 127666471 t fired, 71199 attempts, .
50 EF STEQ 1625/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1630/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 128061079 t fired, 71412 attempts, .
50 EF STEQ 1630/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1635/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 128455658 t fired, 71627 attempts, .
50 EF STEQ 1635/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1640/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 128847150 t fired, 71847 attempts, .
50 EF STEQ 1640/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1645/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 129242536 t fired, 72075 attempts, .
50 EF STEQ 1645/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1650/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 129638003 t fired, 72289 attempts, .
50 EF STEQ 1650/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1655/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 130032201 t fired, 72509 attempts, .
50 EF STEQ 1655/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1660/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 130428435 t fired, 72735 attempts, .
50 EF STEQ 1660/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1665/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 130822897 t fired, 72949 attempts, .
50 EF STEQ 1665/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1670/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 131217573 t fired, 73145 attempts, .
50 EF STEQ 1670/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1675/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 131611442 t fired, 73386 attempts, .
50 EF STEQ 1675/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1680/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 132006216 t fired, 73593 attempts, .
50 EF STEQ 1680/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1685/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 132397060 t fired, 73817 attempts, .
50 EF STEQ 1685/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1690/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 132792117 t fired, 74033 attempts, .
50 EF STEQ 1690/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1695/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 133185846 t fired, 74233 attempts, .
50 EF STEQ 1695/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1700/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 133580971 t fired, 74462 attempts, .
50 EF STEQ 1700/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1705/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 133969314 t fired, 74675 attempts, .
50 EF STEQ 1705/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1710/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 134364372 t fired, 74908 attempts, .
50 EF STEQ 1710/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1715/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 134758016 t fired, 75139 attempts, .
50 EF STEQ 1715/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1720/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 135152569 t fired, 75380 attempts, .
50 EF STEQ 1720/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1725/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 135546579 t fired, 75577 attempts, .
50 EF STEQ 1725/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1730/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 135942105 t fired, 75787 attempts, .
50 EF STEQ 1730/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1735/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 136334669 t fired, 76007 attempts, .
50 EF STEQ 1735/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1740/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 136731985 t fired, 76242 attempts, .
50 EF STEQ 1740/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1745/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 137128171 t fired, 76472 attempts, .
50 EF STEQ 1745/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1750/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 137525152 t fired, 76724 attempts, .
50 EF STEQ 1750/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1755/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 137919801 t fired, 76926 attempts, .
50 EF STEQ 1755/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1760/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 138316571 t fired, 77150 attempts, .
50 EF STEQ 1760/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1765/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 138710025 t fired, 77392 attempts, .
50 EF STEQ 1765/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1770/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 139106863 t fired, 77618 attempts, .
50 EF STEQ 1770/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1775/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 139498734 t fired, 77854 attempts, .
50 EF STEQ 1775/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1780/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 139896125 t fired, 78062 attempts, .
50 EF STEQ 1780/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1785/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 140292702 t fired, 78286 attempts, .
50 EF STEQ 1785/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1790/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 140689039 t fired, 78476 attempts, .
50 EF STEQ 1790/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1795/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 141086743 t fired, 78709 attempts, .
50 EF STEQ 1795/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1800/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 141483362 t fired, 78928 attempts, .
50 EF STEQ 1800/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1805/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 141875434 t fired, 79145 attempts, .
50 EF STEQ 1805/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1810/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 142272432 t fired, 79386 attempts, .
50 EF STEQ 1810/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1815/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 142664727 t fired, 79613 attempts, .
50 EF STEQ 1815/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1820/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 143061336 t fired, 79853 attempts, .
50 EF STEQ 1820/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1825/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 143457303 t fired, 80069 attempts, .
50 EF STEQ 1825/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1830/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 143853638 t fired, 80284 attempts, .
50 EF STEQ 1830/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1835/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 144250890 t fired, 80493 attempts, .
50 EF STEQ 1835/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1840/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 144648024 t fired, 80733 attempts, .
50 EF STEQ 1840/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1845/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 145040485 t fired, 80949 attempts, .
50 EF STEQ 1845/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1850/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 145437422 t fired, 81193 attempts, .
50 EF STEQ 1850/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1855/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 145833979 t fired, 81402 attempts, .
50 EF STEQ 1855/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1860/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 146231311 t fired, 81655 attempts, .
50 EF STEQ 1860/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1865/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 146628369 t fired, 81862 attempts, .
50 EF STEQ 1865/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1870/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 147024751 t fired, 82113 attempts, .
50 EF STEQ 1870/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1875/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 147421640 t fired, 82334 attempts, .
50 EF STEQ 1875/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1880/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 147818671 t fired, 82544 attempts, .
50 EF STEQ 1880/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1885/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 148215617 t fired, 82761 attempts, .
50 EF STEQ 1885/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1890/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 148611565 t fired, 82999 attempts, .
50 EF STEQ 1890/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1895/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 149003840 t fired, 83227 attempts, .
50 EF STEQ 1895/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1900/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 149399447 t fired, 83448 attempts, .
50 EF STEQ 1900/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1905/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 149796785 t fired, 83671 attempts, .
50 EF STEQ 1905/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1910/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 150190060 t fired, 83885 attempts, .
50 EF STEQ 1910/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1915/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 150587415 t fired, 84107 attempts, .
50 EF STEQ 1915/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1920/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 150984301 t fired, 84325 attempts, .
50 EF STEQ 1920/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1925/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 151381618 t fired, 84542 attempts, .
50 EF STEQ 1925/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1930/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 151778883 t fired, 84775 attempts, .
50 EF STEQ 1930/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1935/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 152176120 t fired, 84976 attempts, .
50 EF STEQ 1935/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1940/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 152573556 t fired, 85209 attempts, .
50 EF STEQ 1940/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1945/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 152970363 t fired, 85450 attempts, .
50 EF STEQ 1945/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1950/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 153365056 t fired, 85693 attempts, .
50 EF STEQ 1950/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1955/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 153762328 t fired, 85922 attempts, .
50 EF STEQ 1955/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1960/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 154159705 t fired, 86168 attempts, .
50 EF STEQ 1960/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1965/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 154555937 t fired, 86394 attempts, .
50 EF STEQ 1965/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1970/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 154953890 t fired, 86617 attempts, .
50 EF STEQ 1970/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1975/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 155353752 t fired, 86848 attempts, .
50 EF STEQ 1975/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1980/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 155751969 t fired, 87064 attempts, .
50 EF STEQ 1980/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1985/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 156150995 t fired, 87277 attempts, .
50 EF STEQ 1985/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1990/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 156548989 t fired, 87496 attempts, .
50 EF STEQ 1990/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 1995/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 156948211 t fired, 87699 attempts, .
50 EF STEQ 1995/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2000/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 157346358 t fired, 87922 attempts, .
50 EF STEQ 2000/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2005/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 157745818 t fired, 88173 attempts, .
50 EF STEQ 2005/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2010/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 158143868 t fired, 88442 attempts, .
50 EF STEQ 2010/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2015/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 158543311 t fired, 88708 attempts, .
50 EF STEQ 2015/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2020/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 158942319 t fired, 88960 attempts, .
50 EF STEQ 2020/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2025/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 159341457 t fired, 89201 attempts, .
50 EF STEQ 2025/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2030/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 159739827 t fired, 89435 attempts, .
50 EF STEQ 2030/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2035/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 160138839 t fired, 89638 attempts, .
50 EF STEQ 2035/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2040/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 160535895 t fired, 89860 attempts, .
50 EF STEQ 2040/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2045/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 160935489 t fired, 90113 attempts, .
50 EF STEQ 2045/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2050/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 161335006 t fired, 90356 attempts, .
50 EF STEQ 2050/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2055/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 161734402 t fired, 90604 attempts, .
50 EF STEQ 2055/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2060/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 162133352 t fired, 90835 attempts, .
50 EF STEQ 2060/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2065/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 162532689 t fired, 91026 attempts, .
50 EF STEQ 2065/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2070/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 162930755 t fired, 91258 attempts, .
50 EF STEQ 2070/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2075/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 163329966 t fired, 91499 attempts, .
50 EF STEQ 2075/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2080/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 163729536 t fired, 91727 attempts, .
50 EF STEQ 2080/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2085/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 164127123 t fired, 91923 attempts, .
50 EF STEQ 2085/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2090/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 164526724 t fired, 92126 attempts, .
50 EF STEQ 2090/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2095/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 164925918 t fired, 92336 attempts, .
50 EF STEQ 2095/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2100/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 165325065 t fired, 92553 attempts, .
50 EF STEQ 2100/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2105/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 165724075 t fired, 92782 attempts, .
50 EF STEQ 2105/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2110/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 166122677 t fired, 92998 attempts, .
50 EF STEQ 2110/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2115/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 166521548 t fired, 93211 attempts, .
50 EF STEQ 2115/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2120/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 166921105 t fired, 93452 attempts, .
50 EF STEQ 2120/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2125/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 167320016 t fired, 93664 attempts, .
50 EF STEQ 2125/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2130/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 167719199 t fired, 93879 attempts, .
50 EF STEQ 2130/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2135/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 168117389 t fired, 94112 attempts, .
50 EF STEQ 2135/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2140/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 168515618 t fired, 94331 attempts, .
50 EF STEQ 2140/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2145/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 168905376 t fired, 94543 attempts, .
50 EF STEQ 2145/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2150/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 169298535 t fired, 94771 attempts, .
50 EF STEQ 2150/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2155/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 169695728 t fired, 94983 attempts, .
50 EF STEQ 2155/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2160/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 170094671 t fired, 95212 attempts, .
50 EF STEQ 2160/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2165/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 170492996 t fired, 95446 attempts, .
50 EF STEQ 2165/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2170/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 170892908 t fired, 95666 attempts, .
50 EF STEQ 2170/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2175/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 171292001 t fired, 95900 attempts, .
50 EF STEQ 2175/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2180/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 171690496 t fired, 96108 attempts, .
50 EF STEQ 2180/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2185/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 172089400 t fired, 96354 attempts, .
50 EF STEQ 2185/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2190/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 172487833 t fired, 96572 attempts, .
50 EF STEQ 2190/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2195/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 172885150 t fired, 96788 attempts, .
50 EF STEQ 2195/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2200/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 173284804 t fired, 97008 attempts, .
50 EF STEQ 2200/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2205/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 173684125 t fired, 97241 attempts, .
50 EF STEQ 2205/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2210/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 174081566 t fired, 97465 attempts, .
50 EF STEQ 2210/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2215/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 174478322 t fired, 97712 attempts, .
50 EF STEQ 2215/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2220/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 174874658 t fired, 97924 attempts, .
50 EF STEQ 2220/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2225/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 175269317 t fired, 98134 attempts, .
50 EF STEQ 2225/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2230/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 175665362 t fired, 98331 attempts, .
50 EF STEQ 2230/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2235/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 176062180 t fired, 98559 attempts, .
50 EF STEQ 2235/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2240/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 176458530 t fired, 98797 attempts, .
50 EF STEQ 2240/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2245/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 176854246 t fired, 99023 attempts, .
50 EF STEQ 2245/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2250/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 177250076 t fired, 99241 attempts, .
50 EF STEQ 2250/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2255/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 177644890 t fired, 99448 attempts, .
50 EF STEQ 2255/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2260/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 178041195 t fired, 99656 attempts, .
50 EF STEQ 2260/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2265/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 178437321 t fired, 99873 attempts, .
50 EF STEQ 2265/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2270/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 178833303 t fired, 100092 attempts, .
50 EF STEQ 2270/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2275/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 179227570 t fired, 100327 attempts, .
50 EF STEQ 2275/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2280/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 179623916 t fired, 100538 attempts, .
50 EF STEQ 2280/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2285/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 180018626 t fired, 100765 attempts, .
50 EF STEQ 2285/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2290/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 180414079 t fired, 101014 attempts, .
50 EF STEQ 2290/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2295/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 180810343 t fired, 101204 attempts, .
50 EF STEQ 2295/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2300/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 181206727 t fired, 101439 attempts, .
50 EF STEQ 2300/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2305/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 181601786 t fired, 101661 attempts, .
50 EF STEQ 2305/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2310/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 181990080 t fired, 101874 attempts, .
50 EF STEQ 2310/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2315/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 182376358 t fired, 102072 attempts, .
50 EF STEQ 2315/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2320/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 182762570 t fired, 102271 attempts, .
50 EF STEQ 2320/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2325/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 183151275 t fired, 102494 attempts, .
50 EF STEQ 2325/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2330/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 183537468 t fired, 102696 attempts, .
50 EF STEQ 2330/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2335/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 183924430 t fired, 102877 attempts, .
50 EF STEQ 2335/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2340/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 184310930 t fired, 103083 attempts, .
50 EF STEQ 2340/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2345/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 184698022 t fired, 103285 attempts, .
50 EF STEQ 2345/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2350/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 185086688 t fired, 103499 attempts, .
50 EF STEQ 2350/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2355/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 185477106 t fired, 103733 attempts, .
50 EF STEQ 2355/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2360/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 185863624 t fired, 103963 attempts, .
50 EF STEQ 2360/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2365/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 186260207 t fired, 104218 attempts, .
50 EF STEQ 2365/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2370/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 186657156 t fired, 104432 attempts, .
50 EF STEQ 2370/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2375/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 187050109 t fired, 104645 attempts, .
50 EF STEQ 2375/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2380/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 187442193 t fired, 104858 attempts, .
50 EF STEQ 2380/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2385/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 187834631 t fired, 105073 attempts, .
50 EF STEQ 2385/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2390/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 188230794 t fired, 105298 attempts, .
50 EF STEQ 2390/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2395/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 188627923 t fired, 105520 attempts, .
50 EF STEQ 2395/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2400/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 189023887 t fired, 105759 attempts, .
50 EF STEQ 2400/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2405/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 189418207 t fired, 105981 attempts, .
50 EF STEQ 2405/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2410/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 189810621 t fired, 106215 attempts, .
50 EF STEQ 2410/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2415/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 190203422 t fired, 106436 attempts, .
50 EF STEQ 2415/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2420/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 190592899 t fired, 106649 attempts, .
50 EF STEQ 2420/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2425/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 190983896 t fired, 106860 attempts, .
50 EF STEQ 2425/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2430/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 191374760 t fired, 107048 attempts, .
50 EF STEQ 2430/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2435/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 191766411 t fired, 107274 attempts, .
50 EF STEQ 2435/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2440/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 192158279 t fired, 107493 attempts, .
50 EF STEQ 2440/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2445/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 192551151 t fired, 107711 attempts, .
50 EF STEQ 2445/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2450/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 192943696 t fired, 107951 attempts, .
50 EF STEQ 2450/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2455/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 193335373 t fired, 108175 attempts, .
50 EF STEQ 2455/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2460/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 193725996 t fired, 108393 attempts, .
50 EF STEQ 2460/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2465/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 194116237 t fired, 108596 attempts, .
50 EF STEQ 2465/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2470/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 194503494 t fired, 108775 attempts, .
50 EF STEQ 2470/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2475/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 194896334 t fired, 108998 attempts, .
50 EF STEQ 2475/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2480/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 195292042 t fired, 109237 attempts, .
50 EF STEQ 2480/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2485/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 195689012 t fired, 109472 attempts, .
50 EF STEQ 2485/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2490/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 196085619 t fired, 109705 attempts, .
50 EF STEQ 2490/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2495/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 196481911 t fired, 109923 attempts, .
50 EF STEQ 2495/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2500/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 196877929 t fired, 110129 attempts, .
50 EF STEQ 2500/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2505/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 197267789 t fired, 110340 attempts, .
50 EF STEQ 2505/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2510/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 197649807 t fired, 110563 attempts, .
50 EF STEQ 2510/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2515/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 198032253 t fired, 110802 attempts, .
50 EF STEQ 2515/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2520/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 198424235 t fired, 111023 attempts, .
50 EF STEQ 2520/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2525/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 198817811 t fired, 111274 attempts, .
50 EF STEQ 2525/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2530/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 199212464 t fired, 111494 attempts, .
50 EF STEQ 2530/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2535/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 199609060 t fired, 111733 attempts, .
50 EF STEQ 2535/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2540/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 200007569 t fired, 111966 attempts, .
50 EF STEQ 2540/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2545/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 200406293 t fired, 112193 attempts, .
50 EF STEQ 2545/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2550/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 200804338 t fired, 112412 attempts, .
50 EF STEQ 2550/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2555/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 201200914 t fired, 112630 attempts, .
50 EF STEQ 2555/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2560/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 201599475 t fired, 112843 attempts, .
50 EF STEQ 2560/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2565/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 201988830 t fired, 113076 attempts, .
50 EF STEQ 2565/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2570/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 202376453 t fired, 113295 attempts, .
50 EF STEQ 2570/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2575/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 202760223 t fired, 113489 attempts, .
50 EF STEQ 2575/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2580/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 203147574 t fired, 113699 attempts, .
50 EF STEQ 2580/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2585/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 203538761 t fired, 113919 attempts, .
50 EF STEQ 2585/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2590/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 203933754 t fired, 114151 attempts, .
50 EF STEQ 2590/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2595/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 204324491 t fired, 114378 attempts, .
50 EF STEQ 2595/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2600/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 204713614 t fired, 114605 attempts, .
50 EF STEQ 2600/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-03: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-04: F false state space / EG
PolyORBLF-PT-S02J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-06: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-09: INITIAL false preprocessing
PolyORBLF-PT-S02J04T06-CTLFireability-10: EF true findpath
PolyORBLF-PT-S02J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-PT-S02J04T06-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-08: EF 0 0 2 0 2 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J04T06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2605/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 205105919 t fired, 114850 attempts, .
50 EF STEQ 2605/3593 0/5 PolyORBLF-PT-S02J04T06-CTLFireability-08 sara is running.

Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S02J04T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PolyORBLF-PT-S02J04T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873946700490"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S02J04T06.tgz
mv PolyORBLF-PT-S02J04T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;