fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r294-tall-167873946700450
Last Updated
May 14, 2023

About the Execution of LoLA for PolyORBLF-COL-S06J04T06

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16213.592 410510.00 730851.00 4277.30 FFT???FTTFFFFTFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r294-tall-167873946700450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PolyORBLF-COL-S06J04T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873946700450
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 672K
-rw-r--r-- 1 mcc users 9.4K Feb 26 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 26 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 13:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 13:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 14:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Feb 26 14:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 14:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 26 14:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 154K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-00
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-01
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-02
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-03
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-04
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-05
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-06
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-07
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-08
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-09
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-10
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-11
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-12
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-13
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-14
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678868878206

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-COL-S06J04T06
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-15 08:27:59] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-15 08:27:59] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-15 08:27:59] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-15 08:28:00] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-15 08:28:00] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 638 ms
[2023-03-15 08:28:00] [INFO ] Imported 81 HL places and 65 HL transitions for a total of 632 PT places and 10560.0 transition bindings in 20 ms.
Parsed 16 properties from file ./CTLFireability.xml in 11 ms.
[2023-03-15 08:28:00] [INFO ] Unfolded HLPN to a Petri net with 632 places and 10500 transitions 88770 arcs in 169 ms.
[2023-03-15 08:28:00] [INFO ] Unfolded 16 HLPN properties in 2 ms.
[2023-03-15 08:28:00] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 08:28:00] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 08:28:00] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 08:28:00] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 08:28:00] [INFO ] Reduced 90 identical enabling conditions.
Ensure Unique test removed 8070 transitions
Reduce isomorphic transitions removed 8070 transitions.
[2023-03-15 08:28:00] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 65 ms.
[2023-03-15 08:28:00] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 632 places, 2430 transitions and 14880 arcs took 16 ms.
Total runtime 1199 ms.
starting LoLA
BK_INPUT PolyORBLF-COL-S06J04T06
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678869288716

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 69 (type EXCL) for 68 PolyORBLF-COL-S06J04T06-CTLFireability-12
lola: time limit : 146 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 69 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-12
lola: result : false
lola: markings : 66
lola: fired transitions : 260
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 77 PolyORBLF-COL-S06J04T06-CTLFireability-15
lola: time limit : 152 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-15
lola: result : true
lola: markings : 4984
lola: fired transitions : 16991
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 PolyORBLF-COL-S06J04T06-CTLFireability-05
lola: time limit : 159 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 2 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 0 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 1/159 1/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 37062 m, 7412 m/sec, 67933 t fired, .

Time elapsed: 91 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 82 (type FNDP) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type EQUN) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type SRCH) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 2 4 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 2 3 0 2 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 6/159 3/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 214245 m, 35436 m/sec, 398518 t fired, .
82 EF FNDP 0/3504 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-09 --
83 EF STEQ 0/3504 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-09 sara not yet started (preprocessing).
85 EF SRCH 0/3504 0/5 PolyORBLF-COL-S06J04T06-CTLFireability-09 --

Time elapsed: 96 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 85 (type SRCH) for PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: result : unknown
lola: markings : 19
lola: fired transitions : 18
lola: time used : 3.000000
lola: memory pages used : 1
lola: FINISHED task # 82 (type FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: result : true
lola: fired transitions : 79
lola: tried executions : 3
lola: time used : 3.000000
lola: memory pages used : 0
lola: CANCELED task # 83 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-09 (obsolete)
sara: try reading problem file /home/mcc/execution/unfCTLFireability/CTLCardinality-83.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 11/167 4/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 377216 m, 32594 m/sec, 709106 t fired, .

Time elapsed: 101 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 16/167 9/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 892782 m, 103113 m/sec, 1693839 t fired, .

Time elapsed: 106 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 21/167 14/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 1349989 m, 91441 m/sec, 2830955 t fired, .

Time elapsed: 111 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 26/167 18/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 1782649 m, 86532 m/sec, 4005434 t fired, .

Time elapsed: 116 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 31/167 22/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 2210824 m, 85635 m/sec, 5154827 t fired, .

Time elapsed: 121 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 36/167 26/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 2643694 m, 86574 m/sec, 6305160 t fired, .

Time elapsed: 126 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 41/167 30/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 3067731 m, 84807 m/sec, 7471659 t fired, .

Time elapsed: 131 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 6 0 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 86 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 173 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 5/173 1/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 59553 m, 11910 m/sec, 103134 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 10/173 2/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 119012 m, 11891 m/sec, 208705 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 15/173 2/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 178605 m, 11918 m/sec, 319572 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 20/173 3/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 238493 m, 11977 m/sec, 441318 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 25/173 3/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 298670 m, 12035 m/sec, 563779 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 30/173 4/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 358975 m, 12061 m/sec, 683953 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 35/173 5/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 417931 m, 11791 m/sec, 805995 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 40/173 5/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 478466 m, 12107 m/sec, 931074 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 45/173 6/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 538330 m, 11972 m/sec, 1055330 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 50/173 6/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 597796 m, 11893 m/sec, 1173809 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 55/173 7/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 659782 m, 12397 m/sec, 1301240 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 60/173 7/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 718948 m, 11833 m/sec, 1425587 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 65/173 8/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 780038 m, 12218 m/sec, 1559201 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 70/173 8/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 840918 m, 12176 m/sec, 1692962 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 75/173 9/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 901672 m, 12150 m/sec, 1830282 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 80/173 9/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 961503 m, 11966 m/sec, 1964635 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 85/173 10/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1022286 m, 12156 m/sec, 2089473 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 90/173 11/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1082180 m, 11978 m/sec, 2214029 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 95/173 11/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1141567 m, 11877 m/sec, 2332570 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 100/173 12/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1203249 m, 12336 m/sec, 2459211 t fired, .

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 105/173 12/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1262294 m, 11809 m/sec, 2582628 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 110/173 13/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1322435 m, 12028 m/sec, 2700668 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 115/173 13/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1383928 m, 12298 m/sec, 2826921 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 120/173 14/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1443415 m, 11897 m/sec, 2956819 t fired, .

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 125/173 14/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1504283 m, 12173 m/sec, 3089014 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 130/173 15/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1565034 m, 12150 m/sec, 3221701 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 135/173 15/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1625218 m, 12036 m/sec, 3360809 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 140/173 16/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1684590 m, 11874 m/sec, 3490060 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 145/173 17/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1745980 m, 12278 m/sec, 3615508 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 150/173 17/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1805059 m, 11815 m/sec, 3740120 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 155/173 18/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1865173 m, 12022 m/sec, 3857335 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 160/173 18/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1926668 m, 12299 m/sec, 3984081 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 165/173 19/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1985567 m, 11779 m/sec, 4108234 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 170/173 19/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2045772 m, 12041 m/sec, 4226764 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 86 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 0 0 6 1 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 81 (type EXCL) for 57 PolyORBLF-COL-S06J04T06-CTLFireability-11
lola: time limit : 173 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 86 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 3289 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-11
lola: result : true
lola: markings : 9218
lola: fired transitions : 15807
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 5/193 1/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 58461 m, -397462 m/sec, 101406 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 10/193 2/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 117333 m, 11774 m/sec, 205803 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 15/193 2/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 175933 m, 11720 m/sec, 314380 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 20/193 3/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 234622 m, 11737 m/sec, 433257 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 25/193 3/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 293908 m, 11857 m/sec, 551572 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 30/193 4/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 354129 m, 12044 m/sec, 673982 t fired, .

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 35/193 4/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 412380 m, 11650 m/sec, 795722 t fired, .

Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 1 0 6 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EXEG EXCL 40/193 5/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 472029 m, 11929 m/sec, 918230 t fired, .

Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 86 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 5 0 0 6 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 75 (type EXCL) for 74 PolyORBLF-COL-S06J04T06-CTLFireability-14
lola: time limit : 202 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-14
lola: result : false
lola: markings : 12709
lola: fired transitions : 33588
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 71 PolyORBLF-COL-S06J04T06-CTLFireability-13
lola: time limit : 216 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-13
lola: result : true
lola: markings : 2559
lola: fired transitions : 4806
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 PolyORBLF-COL-S06J04T06-CTLFireability-10
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-10
lola: result : false
lola: markings : 36
lola: fired transitions : 71
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 249 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: result : false
lola: markings : 36
lola: fired transitions : 74
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 PolyORBLF-COL-S06J04T06-CTLFireability-08
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-08
lola: result : true
lola: markings : 5914
lola: fired transitions : 42538
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 PolyORBLF-COL-S06J04T06-CTLFireability-07
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-07
lola: result : true
lola: markings : 674
lola: fired transitions : 943
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 PolyORBLF-COL-S06J04T06-CTLFireability-06
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-06
lola: result : false
lola: markings : 27389
lola: fired transitions : 57657
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 405 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 463 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 540 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 648 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-COL-S06J04T06-CTLFireability-03
lola: time limit : 810 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 4/810 3/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 317682 m, 63536 m/sec, 999163 t fired, .

Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 9/810 7/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 701141 m, 76691 m/sec, 2176078 t fired, .

Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 14/810 10/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 1110860 m, 81943 m/sec, 3322451 t fired, .

Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 19/810 14/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 1508541 m, 79536 m/sec, 4502506 t fired, .

Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 24/810 18/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 1905531 m, 79398 m/sec, 5732759 t fired, .

Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 29/810 21/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 2305730 m, 80039 m/sec, 6954610 t fired, .

Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 34/810 25/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 2693826 m, 77619 m/sec, 8217022 t fired, .

Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 39/810 29/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 3082951 m, 77825 m/sec, 9463621 t fired, .

Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 44/810 32/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 3469153 m, 77240 m/sec, 10686376 t fired, .

Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S06J04T06-CTLFireability-01
lola: time limit : 1064 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-01
lola: result : false
lola: markings : 37
lola: fired transitions : 74
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-COL-S06J04T06-CTLFireability-00
lola: time limit : 1597 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-00
lola: result : false
lola: markings : 216
lola: fired transitions : 305
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-COL-S06J04T06-CTLFireability-02
lola: time limit : 3194 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-02
lola: result : true
lola: markings : 1966
lola: fired transitions : 6476
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL unknown AGGR
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ unknown CONJ
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL unknown AGGR
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker


Time elapsed: 406 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S06J04T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PolyORBLF-COL-S06J04T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873946700450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S06J04T06.tgz
mv PolyORBLF-COL-S06J04T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;