About the Execution of LoLA for PhaseVariation-PT-D30CS100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16224.527 | 582508.00 | 2054008.00 | 37051.50 | ????T??????T???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r294-tall-167873946200074.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PhaseVariation-PT-D30CS100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873946200074
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 30M
-rw-r--r-- 1 mcc users 9.1K Feb 26 15:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 15:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 15:14 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 15:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Feb 26 15:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 150K Feb 26 15:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 26 15:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 34K Feb 26 15:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 30M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-00
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-01
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-02
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-03
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-04
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-05
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-06
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-07
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-08
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-09
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-10
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-11
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-12
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-13
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-14
FORMULA_NAME PhaseVariation-PT-D30CS100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678789641184
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PhaseVariation-PT-D30CS100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PhaseVariation-PT-D30CS100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PhaseVariation-PT-D30CS100-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678790223692
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 52 transitions removed,2 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 27 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 32 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 37 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 42 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 47 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 52 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 57 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 62 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 67 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 72 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 77 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 82 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 87 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 92 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 97 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type EXCL) for 9 PhaseVariation-PT-D30CS100-CTLFireability-03
lola: time limit : 190 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 52 (type FNDP) for 9 PhaseVariation-PT-D30CS100-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 9 PhaseVariation-PT-D30CS100-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SRCH) for 9 PhaseVariation-PT-D30CS100-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 55 (type SRCH) for PhaseVariation-PT-D30CS100-CTLFireability-03
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-53.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 5/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 178 t fired, 12 attempts, .
53 EF STEQ 5/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 5/190 1/32 PhaseVariation-PT-D30CS100-CTLFireability-03 9793 m, 1958 m/sec, 58244 t fired, .
Time elapsed: 367 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 10/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 414 t fired, 28 attempts, .
53 EF STEQ 10/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 10/190 1/32 PhaseVariation-PT-D30CS100-CTLFireability-03 26134 m, 3268 m/sec, 156253 t fired, .
Time elapsed: 372 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 15/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 639 t fired, 43 attempts, .
53 EF STEQ 15/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 15/190 1/32 PhaseVariation-PT-D30CS100-CTLFireability-03 41745 m, 3122 m/sec, 249869 t fired, .
Time elapsed: 377 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 20/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 872 t fired, 58 attempts, .
53 EF STEQ 20/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 20/190 1/32 PhaseVariation-PT-D30CS100-CTLFireability-03 57703 m, 3191 m/sec, 345590 t fired, .
Time elapsed: 382 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-04: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 25/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 1107 t fired, 73 attempts, .
53 EF STEQ 25/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 25/190 1/32 PhaseVariation-PT-D30CS100-CTLFireability-03 74356 m, 3330 m/sec, 445512 t fired, .
Time elapsed: 387 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 12 PhaseVariation-PT-D30CS100-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type FNDP) for PhaseVariation-PT-D30CS100-CTLFireability-04
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 30/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 1375 t fired, 90 attempts, .
53 EF STEQ 30/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 30/202 2/32 PhaseVariation-PT-D30CS100-CTLFireability-03 91548 m, 3438 m/sec, 548636 t fired, .
Time elapsed: 392 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 35/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 1640 t fired, 107 attempts, .
53 EF STEQ 35/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 35/202 2/32 PhaseVariation-PT-D30CS100-CTLFireability-03 108700 m, 3430 m/sec, 651528 t fired, .
Time elapsed: 397 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 40/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 1869 t fired, 122 attempts, .
53 EF STEQ 40/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 40/202 2/32 PhaseVariation-PT-D30CS100-CTLFireability-03 126607 m, 3581 m/sec, 758967 t fired, .
Time elapsed: 402 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 45/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 2649 t fired, 172 attempts, .
53 EF STEQ 45/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 45/202 2/32 PhaseVariation-PT-D30CS100-CTLFireability-03 166757 m, 8030 m/sec, 999842 t fired, .
Time elapsed: 407 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 50/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 3578 t fired, 232 attempts, .
53 EF STEQ 50/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 50/202 3/32 PhaseVariation-PT-D30CS100-CTLFireability-03 215041 m, 9656 m/sec, 1289526 t fired, .
Time elapsed: 412 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 55/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 4873 t fired, 314 attempts, .
53 EF STEQ 55/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 55/202 3/32 PhaseVariation-PT-D30CS100-CTLFireability-03 265206 m, 10033 m/sec, 1590493 t fired, .
Time elapsed: 417 secs. Pages in use: 3
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 60/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 6389 t fired, 411 attempts, .
53 EF STEQ 60/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 60/202 4/32 PhaseVariation-PT-D30CS100-CTLFireability-03 319373 m, 10833 m/sec, 1915478 t fired, .
Time elapsed: 422 secs. Pages in use: 4
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 65/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 7835 t fired, 503 attempts, .
53 EF STEQ 65/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 65/202 5/32 PhaseVariation-PT-D30CS100-CTLFireability-03 367149 m, 9555 m/sec, 2202125 t fired, .
Time elapsed: 427 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 70/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 9533 t fired, 610 attempts, .
53 EF STEQ 70/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 70/202 5/32 PhaseVariation-PT-D30CS100-CTLFireability-03 426928 m, 11955 m/sec, 2560775 t fired, .
Time elapsed: 432 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 75/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 10930 t fired, 698 attempts, .
53 EF STEQ 75/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 75/202 6/32 PhaseVariation-PT-D30CS100-CTLFireability-03 479458 m, 10506 m/sec, 2875949 t fired, .
Time elapsed: 437 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 80/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 12143 t fired, 774 attempts, .
53 EF STEQ 80/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 80/202 6/32 PhaseVariation-PT-D30CS100-CTLFireability-03 532634 m, 10635 m/sec, 3195006 t fired, .
Time elapsed: 442 secs. Pages in use: 6
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 86/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 14351 t fired, 912 attempts, .
53 EF STEQ 86/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 86/215 7/32 PhaseVariation-PT-D30CS100-CTLFireability-03 617248 m, 16922 m/sec, 3702673 t fired, .
Time elapsed: 448 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 104/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 19780 t fired, 1251 attempts, .
53 EF STEQ 104/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 104/215 8/32 PhaseVariation-PT-D30CS100-CTLFireability-03 622273 m, 1005 m/sec, 3732813 t fired, .
Time elapsed: 466 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 2 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 2 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 109/1515 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 20034 t fired, 1267 attempts, .
53 EF STEQ 109/3134 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 109/202 8/32 PhaseVariation-PT-D30CS100-CTLFireability-03 631507 m, 1846 m/sec, 3788261 t fired, .
Time elapsed: 471 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 2 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 120/1499 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 21712 t fired, 1371 attempts, .
53 EF STEQ 120/3118 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 120/202 8/32 PhaseVariation-PT-D30CS100-CTLFireability-03 691627 m, 12024 m/sec, 4148938 t fired, .
Time elapsed: 482 secs. Pages in use: 8
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-11: EF 3 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 125/1498 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 22129 t fired, 1397 attempts, .
53 EF STEQ 125/3117 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 125/202 9/32 PhaseVariation-PT-D30CS100-CTLFireability-03 707989 m, 3272 m/sec, 4247105 t fired, .
Time elapsed: 487 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 60 (type FNDP) for 33 PhaseVariation-PT-D30CS100-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type FNDP) for PhaseVariation-PT-D30CS100-CTLFireability-11
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 130/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 23103 t fired, 1458 attempts, .
53 EF STEQ 130/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 130/215 9/32 PhaseVariation-PT-D30CS100-CTLFireability-03 749606 m, 8323 m/sec, 4496843 t fired, .
Time elapsed: 492 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 135/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 24834 t fired, 1564 attempts, .
53 EF STEQ 135/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 135/215 10/32 PhaseVariation-PT-D30CS100-CTLFireability-03 810544 m, 12187 m/sec, 4862436 t fired, .
Time elapsed: 497 secs. Pages in use: 10
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 140/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 27092 t fired, 1704 attempts, .
53 EF STEQ 140/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 140/215 11/32 PhaseVariation-PT-D30CS100-CTLFireability-03 891574 m, 16206 m/sec, 5348601 t fired, .
Time elapsed: 502 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 145/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 29562 t fired, 1856 attempts, .
53 EF STEQ 145/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 145/215 12/32 PhaseVariation-PT-D30CS100-CTLFireability-03 972486 m, 16182 m/sec, 5834050 t fired, .
Time elapsed: 507 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 150/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 30833 t fired, 1934 attempts, .
53 EF STEQ 150/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 150/215 12/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1043695 m, 14241 m/sec, 6261306 t fired, .
Time elapsed: 512 secs. Pages in use: 12
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 155/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 33183 t fired, 2079 attempts, .
53 EF STEQ 155/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 155/215 13/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1117666 m, 14794 m/sec, 6705122 t fired, .
Time elapsed: 517 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 160/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 35452 t fired, 2220 attempts, .
53 EF STEQ 160/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 160/215 14/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1194835 m, 15433 m/sec, 7168127 t fired, .
Time elapsed: 522 secs. Pages in use: 14
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 165/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 36715 t fired, 2297 attempts, .
53 EF STEQ 165/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 165/215 15/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1273772 m, 15787 m/sec, 7641751 t fired, .
Time elapsed: 527 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 170/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 38396 t fired, 2401 attempts, .
53 EF STEQ 170/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 170/215 15/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1351929 m, 15631 m/sec, 8110691 t fired, .
Time elapsed: 532 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 175/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 40472 t fired, 2529 attempts, .
53 EF STEQ 175/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 175/215 16/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1430128 m, 15639 m/sec, 8579861 t fired, .
Time elapsed: 537 secs. Pages in use: 16
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 180/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 42369 t fired, 2646 attempts, .
53 EF STEQ 180/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 180/215 17/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1507603 m, 15495 m/sec, 9044724 t fired, .
Time elapsed: 542 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 185/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 43936 t fired, 2742 attempts, .
53 EF STEQ 185/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 185/215 18/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1583413 m, 15162 m/sec, 9499581 t fired, .
Time elapsed: 547 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 190/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 45610 t fired, 2845 attempts, .
53 EF STEQ 190/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 190/215 18/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1659457 m, 15208 m/sec, 9955847 t fired, .
Time elapsed: 552 secs. Pages in use: 18
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 196/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 47322 t fired, 2950 attempts, .
53 EF STEQ 196/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 196/215 19/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1738002 m, 15709 m/sec, 10427096 t fired, .
Time elapsed: 558 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 201/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 48894 t fired, 3048 attempts, .
53 EF STEQ 201/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 201/215 20/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1814808 m, 15361 m/sec, 10887938 t fired, .
Time elapsed: 563 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 208/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 50329 t fired, 3136 attempts, .
53 EF STEQ 208/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 208/215 20/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1890346 m, 15107 m/sec, 11341151 t fired, .
Time elapsed: 570 secs. Pages in use: 20
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PhaseVariation-PT-D30CS100-CTLFireability-04: EF true findpath
PhaseVariation-PT-D30CS100-CTLFireability-11: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-03: EF 0 0 3 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-06: EFEG 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
PhaseVariation-PT-D30CS100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF FNDP 214/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 51026 t fired, 3179 attempts, .
53 EF STEQ 214/3238 0/5 PhaseVariation-PT-D30CS100-CTLFireability-03 sara is running.
54 EF EXCL 214/215 21/32 PhaseVariation-PT-D30CS100-CTLFireability-03 1938286 m, 9588 m/sec, 11628800 t fired, .
Time elapsed: 576 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 365 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
sara: place or transition ordering is non-deterministic
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D30CS100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D30CS100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873946200074"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D30CS100.tgz
mv PhaseVariation-PT-D30CS100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;