About the Execution of LoLA for PhaseVariation-PT-D30CS010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16220.115 | 557439.00 | 1322524.00 | 19629.10 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r294-tall-167873946200066.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PhaseVariation-PT-D30CS010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r294-tall-167873946200066
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 31M
-rw-r--r-- 1 mcc users 8.2K Feb 26 15:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 26 15:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 15:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K Feb 26 15:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 16:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:32 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:32 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 15:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Feb 26 15:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 18K Feb 26 15:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Feb 26 15:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 16:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 30M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-00
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-01
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-02
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-03
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-04
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-05
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-06
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-07
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-08
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-09
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-10
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-11
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-12
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-13
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-14
FORMULA_NAME PhaseVariation-PT-D30CS010-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678788079171
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PhaseVariation-PT-D30CS010
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PhaseVariation-PT-D30CS010
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
BK_STOP 1678788636610
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 52 transitions removed,2 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 44 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 49 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 54 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 59 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 64 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 69 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 74 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 79 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 84 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 89 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 94 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 99 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 9.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 7.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 444 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 449 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 454 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 1 0 0 0 4 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 459 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 33 (type EXCL) for 26 PhaseVariation-PT-D30CS010-CTLFireability-06
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 33 (type EXCL) for PhaseVariation-PT-D30CS010-CTLFireability-06
lola: result : false
lola: markings : 16
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 21 (type EXCL) for 20 PhaseVariation-PT-D30CS010-CTLFireability-04
lola: time limit : 174 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 1
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 3/174 2/32 PhaseVariation-PT-D30CS010-CTLFireability-04 49438 m, 9887 m/sec, 162027 t fired, .
Time elapsed: 464 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 1
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/174 2/32 PhaseVariation-PT-D30CS010-CTLFireability-04 55535 m, 1219 m/sec, 185150 t fired, .
Time elapsed: 471 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 2
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/184 2/32 PhaseVariation-PT-D30CS010-CTLFireability-04 74628 m, 3818 m/sec, 254569 t fired, .
Time elapsed: 476 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 2
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 32/184 2/32 PhaseVariation-PT-D30CS010-CTLFireability-04 74628 m, 0 m/sec, 254569 t fired, .
Time elapsed: 493 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 2
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 37/184 3/32 PhaseVariation-PT-D30CS010-CTLFireability-04 87401 m, 2554 m/sec, 302154 t fired, .
Time elapsed: 498 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 2
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 44/184 3/32 PhaseVariation-PT-D30CS010-CTLFireability-04 87712 m, 62 m/sec, 303259 t fired, .
Time elapsed: 505 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 2
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 49/184 3/32 PhaseVariation-PT-D30CS010-CTLFireability-04 102177 m, 2893 m/sec, 357988 t fired, .
Time elapsed: 510 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PhaseVariation-PT-D30CS010-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-06: DISJ 0 0 0 0 5 0 0 2
PhaseVariation-PT-D30CS010-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-11: AG 0 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-13: F 0 1 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
PhaseVariation-PT-D30CS010-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 65/184 3/32 PhaseVariation-PT-D30CS010-CTLFireability-04 102177 m, 0 m/sec, 357988 t fired, .
Time elapsed: 526 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 364 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PhaseVariation-PT-D30CS010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PhaseVariation-PT-D30CS010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r294-tall-167873946200066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PhaseVariation-PT-D30CS010.tgz
mv PhaseVariation-PT-D30CS010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;