About the Execution of LoLa+red for Peterson-PT-4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11049.027 | 1374714.00 | 3214414.00 | 3377.50 | ?F????????F?T?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r263-smll-167863538500618.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Peterson-PT-4, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863538500618
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.0M
-rw-r--r-- 1 mcc users 68K Feb 25 22:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 323K Feb 25 22:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 71K Feb 25 22:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 340K Feb 25 22:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 31K Feb 25 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 39K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 138K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 255K Feb 25 22:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.1M Feb 25 22:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 225K Feb 25 22:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.1M Feb 25 22:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 298K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-PT-4-CTLFireability-00
FORMULA_NAME Peterson-PT-4-CTLFireability-01
FORMULA_NAME Peterson-PT-4-CTLFireability-02
FORMULA_NAME Peterson-PT-4-CTLFireability-03
FORMULA_NAME Peterson-PT-4-CTLFireability-04
FORMULA_NAME Peterson-PT-4-CTLFireability-05
FORMULA_NAME Peterson-PT-4-CTLFireability-06
FORMULA_NAME Peterson-PT-4-CTLFireability-07
FORMULA_NAME Peterson-PT-4-CTLFireability-08
FORMULA_NAME Peterson-PT-4-CTLFireability-09
FORMULA_NAME Peterson-PT-4-CTLFireability-10
FORMULA_NAME Peterson-PT-4-CTLFireability-11
FORMULA_NAME Peterson-PT-4-CTLFireability-12
FORMULA_NAME Peterson-PT-4-CTLFireability-13
FORMULA_NAME Peterson-PT-4-CTLFireability-14
FORMULA_NAME Peterson-PT-4-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678858503344
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Peterson-PT-4
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 05:35:07] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 05:35:07] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 05:35:07] [INFO ] Load time of PNML (sax parser for PT used): 190 ms
[2023-03-15 05:35:07] [INFO ] Transformed 480 places.
[2023-03-15 05:35:07] [INFO ] Transformed 690 transitions.
[2023-03-15 05:35:07] [INFO ] Found NUPN structural information;
[2023-03-15 05:35:07] [INFO ] Completing missing partition info from NUPN : creating a component with [IsEndLoop_0_3_4, IsEndLoop_1_3_4, TestAlone_3_1_4, TestAlone_2_2_4, TestIdentity_2_3_4, TestIdentity_4_0_4, AskForSection_0_3, AskForSection_0_2]
[2023-03-15 05:35:07] [INFO ] Parsed PT model containing 480 places and 690 transitions and 2120 arcs in 368 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 62 ms.
Support contains 480 out of 480 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 35 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
[2023-03-15 05:35:07] [INFO ] Flow matrix only has 630 transitions (discarded 60 similar events)
// Phase 1: matrix 630 rows 480 cols
[2023-03-15 05:35:08] [INFO ] Computed 19 place invariants in 39 ms
[2023-03-15 05:35:08] [INFO ] Implicit Places using invariants in 664 ms returned []
[2023-03-15 05:35:08] [INFO ] Flow matrix only has 630 transitions (discarded 60 similar events)
[2023-03-15 05:35:08] [INFO ] Invariant cache hit.
[2023-03-15 05:35:09] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:35:09] [INFO ] Implicit Places using invariants and state equation in 809 ms returned []
Implicit Place search using SMT with State Equation took 1531 ms to find 0 implicit places.
[2023-03-15 05:35:09] [INFO ] Flow matrix only has 630 transitions (discarded 60 similar events)
[2023-03-15 05:35:09] [INFO ] Invariant cache hit.
[2023-03-15 05:35:10] [INFO ] Dead Transitions using invariants and state equation in 869 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2443 ms. Remains : 480/480 places, 690/690 transitions.
Support contains 480 out of 480 places after structural reductions.
[2023-03-15 05:35:11] [INFO ] Flatten gal took : 195 ms
[2023-03-15 05:35:11] [INFO ] Flatten gal took : 86 ms
[2023-03-15 05:35:11] [INFO ] Input system was already deterministic with 690 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 717 ms. (steps per millisecond=13 ) properties (out of 85) seen :53
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 32) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 31) seen :0
Running SMT prover for 31 properties.
[2023-03-15 05:35:12] [INFO ] Flow matrix only has 630 transitions (discarded 60 similar events)
[2023-03-15 05:35:12] [INFO ] Invariant cache hit.
[2023-03-15 05:35:13] [INFO ] [Real]Absence check using 14 positive place invariants in 11 ms returned sat
[2023-03-15 05:35:13] [INFO ] [Real]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:35:14] [INFO ] After 1017ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:31
[2023-03-15 05:35:14] [INFO ] [Nat]Absence check using 14 positive place invariants in 14 ms returned sat
[2023-03-15 05:35:14] [INFO ] [Nat]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:35:17] [INFO ] After 2209ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :28
[2023-03-15 05:35:17] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:35:19] [INFO ] After 2083ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :3 sat :28
[2023-03-15 05:35:20] [INFO ] Deduced a trap composed of 86 places in 541 ms of which 16 ms to minimize.
[2023-03-15 05:35:20] [INFO ] Deduced a trap composed of 10 places in 524 ms of which 2 ms to minimize.
[2023-03-15 05:35:21] [INFO ] Deduced a trap composed of 18 places in 493 ms of which 2 ms to minimize.
[2023-03-15 05:35:21] [INFO ] Deduced a trap composed of 10 places in 453 ms of which 2 ms to minimize.
[2023-03-15 05:35:22] [INFO ] Deduced a trap composed of 10 places in 491 ms of which 1 ms to minimize.
[2023-03-15 05:35:22] [INFO ] Deduced a trap composed of 23 places in 497 ms of which 2 ms to minimize.
[2023-03-15 05:35:23] [INFO ] Deduced a trap composed of 36 places in 338 ms of which 2 ms to minimize.
[2023-03-15 05:35:23] [INFO ] Deduced a trap composed of 32 places in 379 ms of which 2 ms to minimize.
[2023-03-15 05:35:24] [INFO ] Deduced a trap composed of 76 places in 392 ms of which 2 ms to minimize.
[2023-03-15 05:35:24] [INFO ] Deduced a trap composed of 35 places in 402 ms of which 1 ms to minimize.
[2023-03-15 05:35:25] [INFO ] Deduced a trap composed of 36 places in 384 ms of which 2 ms to minimize.
[2023-03-15 05:35:25] [INFO ] Deduced a trap composed of 32 places in 352 ms of which 1 ms to minimize.
[2023-03-15 05:35:25] [INFO ] Deduced a trap composed of 95 places in 287 ms of which 2 ms to minimize.
[2023-03-15 05:35:26] [INFO ] Deduced a trap composed of 54 places in 317 ms of which 1 ms to minimize.
[2023-03-15 05:35:26] [INFO ] Deduced a trap composed of 69 places in 301 ms of which 1 ms to minimize.
[2023-03-15 05:35:26] [INFO ] Deduced a trap composed of 96 places in 289 ms of which 1 ms to minimize.
[2023-03-15 05:35:27] [INFO ] Deduced a trap composed of 57 places in 289 ms of which 2 ms to minimize.
[2023-03-15 05:35:27] [INFO ] Deduced a trap composed of 54 places in 295 ms of which 2 ms to minimize.
[2023-03-15 05:35:27] [INFO ] Deduced a trap composed of 54 places in 285 ms of which 1 ms to minimize.
[2023-03-15 05:35:28] [INFO ] Deduced a trap composed of 54 places in 284 ms of which 1 ms to minimize.
[2023-03-15 05:35:28] [INFO ] Trap strengthening (SAT) tested/added 21/20 trap constraints in 8712 ms
[2023-03-15 05:35:29] [INFO ] Deduced a trap composed of 14 places in 351 ms of which 1 ms to minimize.
[2023-03-15 05:35:29] [INFO ] Deduced a trap composed of 43 places in 317 ms of which 1 ms to minimize.
[2023-03-15 05:35:30] [INFO ] Deduced a trap composed of 32 places in 324 ms of which 1 ms to minimize.
[2023-03-15 05:35:30] [INFO ] Deduced a trap composed of 43 places in 313 ms of which 1 ms to minimize.
[2023-03-15 05:35:30] [INFO ] Deduced a trap composed of 32 places in 295 ms of which 1 ms to minimize.
[2023-03-15 05:35:31] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 2060 ms
[2023-03-15 05:35:31] [INFO ] Deduced a trap composed of 47 places in 412 ms of which 1 ms to minimize.
[2023-03-15 05:35:32] [INFO ] Deduced a trap composed of 45 places in 313 ms of which 1 ms to minimize.
[2023-03-15 05:35:32] [INFO ] Deduced a trap composed of 38 places in 362 ms of which 1 ms to minimize.
[2023-03-15 05:35:33] [INFO ] Deduced a trap composed of 21 places in 449 ms of which 1 ms to minimize.
[2023-03-15 05:35:33] [INFO ] Deduced a trap composed of 149 places in 389 ms of which 1 ms to minimize.
[2023-03-15 05:35:34] [INFO ] Deduced a trap composed of 69 places in 372 ms of which 1 ms to minimize.
[2023-03-15 05:35:34] [INFO ] Deduced a trap composed of 44 places in 413 ms of which 3 ms to minimize.
[2023-03-15 05:35:35] [INFO ] Deduced a trap composed of 43 places in 415 ms of which 4 ms to minimize.
[2023-03-15 05:35:35] [INFO ] Deduced a trap composed of 66 places in 399 ms of which 1 ms to minimize.
[2023-03-15 05:35:36] [INFO ] Deduced a trap composed of 21 places in 400 ms of which 1 ms to minimize.
[2023-03-15 05:35:36] [INFO ] Deduced a trap composed of 14 places in 410 ms of which 2 ms to minimize.
[2023-03-15 05:35:37] [INFO ] Deduced a trap composed of 69 places in 316 ms of which 1 ms to minimize.
[2023-03-15 05:35:37] [INFO ] Deduced a trap composed of 69 places in 324 ms of which 1 ms to minimize.
[2023-03-15 05:35:37] [INFO ] Deduced a trap composed of 145 places in 330 ms of which 1 ms to minimize.
[2023-03-15 05:35:38] [INFO ] Deduced a trap composed of 70 places in 329 ms of which 2 ms to minimize.
[2023-03-15 05:35:38] [INFO ] Deduced a trap composed of 144 places in 309 ms of which 1 ms to minimize.
[2023-03-15 05:35:38] [INFO ] Trap strengthening (SAT) tested/added 17/16 trap constraints in 7206 ms
[2023-03-15 05:35:39] [INFO ] Deduced a trap composed of 79 places in 321 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-15 05:35:39] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-15 05:35:39] [INFO ] After 25326ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:31
Fused 31 Parikh solutions to 28 different solutions.
Parikh walk visited 0 properties in 29 ms.
Support contains 243 out of 480 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 480/480 places, 690/690 transitions.
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Iterating post reduction 0 with 16 rules applied. Total rules applied 16 place count 480 transition count 674
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 32 place count 464 transition count 674
Applied a total of 32 rules in 108 ms. Remains 464 /480 variables (removed 16) and now considering 674/690 (removed 16) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 109 ms. Remains : 464/480 places, 674/690 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 710 ms. (steps per millisecond=14 ) properties (out of 28) seen :6
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Running SMT prover for 22 properties.
[2023-03-15 05:35:40] [INFO ] Flow matrix only has 614 transitions (discarded 60 similar events)
// Phase 1: matrix 614 rows 464 cols
[2023-03-15 05:35:40] [INFO ] Computed 19 place invariants in 7 ms
[2023-03-15 05:35:41] [INFO ] [Real]Absence check using 14 positive place invariants in 9 ms returned sat
[2023-03-15 05:35:41] [INFO ] [Real]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:35:41] [INFO ] After 781ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-15 05:35:41] [INFO ] [Nat]Absence check using 14 positive place invariants in 14 ms returned sat
[2023-03-15 05:35:41] [INFO ] [Nat]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:35:44] [INFO ] After 1953ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :22
[2023-03-15 05:35:44] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:35:46] [INFO ] After 1777ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :22
[2023-03-15 05:35:46] [INFO ] Deduced a trap composed of 33 places in 431 ms of which 2 ms to minimize.
[2023-03-15 05:35:47] [INFO ] Deduced a trap composed of 12 places in 412 ms of which 1 ms to minimize.
[2023-03-15 05:35:47] [INFO ] Deduced a trap composed of 10 places in 401 ms of which 1 ms to minimize.
[2023-03-15 05:35:47] [INFO ] Deduced a trap composed of 14 places in 380 ms of which 1 ms to minimize.
[2023-03-15 05:35:48] [INFO ] Deduced a trap composed of 60 places in 378 ms of which 2 ms to minimize.
[2023-03-15 05:35:48] [INFO ] Deduced a trap composed of 10 places in 373 ms of which 1 ms to minimize.
[2023-03-15 05:35:49] [INFO ] Deduced a trap composed of 37 places in 409 ms of which 1 ms to minimize.
[2023-03-15 05:35:49] [INFO ] Deduced a trap composed of 39 places in 414 ms of which 1 ms to minimize.
[2023-03-15 05:35:50] [INFO ] Deduced a trap composed of 41 places in 410 ms of which 2 ms to minimize.
[2023-03-15 05:35:50] [INFO ] Deduced a trap composed of 10 places in 306 ms of which 1 ms to minimize.
[2023-03-15 05:35:50] [INFO ] Deduced a trap composed of 83 places in 277 ms of which 1 ms to minimize.
[2023-03-15 05:35:51] [INFO ] Deduced a trap composed of 81 places in 294 ms of which 1 ms to minimize.
[2023-03-15 05:35:51] [INFO ] Deduced a trap composed of 87 places in 289 ms of which 1 ms to minimize.
[2023-03-15 05:35:51] [INFO ] Deduced a trap composed of 83 places in 299 ms of which 1 ms to minimize.
[2023-03-15 05:35:52] [INFO ] Deduced a trap composed of 60 places in 293 ms of which 3 ms to minimize.
[2023-03-15 05:35:52] [INFO ] Deduced a trap composed of 58 places in 289 ms of which 1 ms to minimize.
[2023-03-15 05:35:52] [INFO ] Deduced a trap composed of 83 places in 283 ms of which 0 ms to minimize.
[2023-03-15 05:35:53] [INFO ] Deduced a trap composed of 62 places in 285 ms of which 1 ms to minimize.
[2023-03-15 05:35:53] [INFO ] Deduced a trap composed of 62 places in 290 ms of which 1 ms to minimize.
[2023-03-15 05:35:53] [INFO ] Deduced a trap composed of 60 places in 287 ms of which 1 ms to minimize.
[2023-03-15 05:35:54] [INFO ] Deduced a trap composed of 124 places in 296 ms of which 1 ms to minimize.
[2023-03-15 05:35:54] [INFO ] Deduced a trap composed of 41 places in 334 ms of which 3 ms to minimize.
[2023-03-15 05:35:55] [INFO ] Deduced a trap composed of 39 places in 318 ms of which 1 ms to minimize.
[2023-03-15 05:35:55] [INFO ] Deduced a trap composed of 16 places in 417 ms of which 1 ms to minimize.
[2023-03-15 05:35:56] [INFO ] Deduced a trap composed of 33 places in 399 ms of which 2 ms to minimize.
[2023-03-15 05:35:56] [INFO ] Deduced a trap composed of 20 places in 389 ms of which 5 ms to minimize.
[2023-03-15 05:35:56] [INFO ] Deduced a trap composed of 35 places in 357 ms of which 2 ms to minimize.
[2023-03-15 05:35:57] [INFO ] Deduced a trap composed of 74 places in 348 ms of which 1 ms to minimize.
[2023-03-15 05:35:57] [INFO ] Deduced a trap composed of 68 places in 342 ms of which 1 ms to minimize.
[2023-03-15 05:35:58] [INFO ] Deduced a trap composed of 35 places in 340 ms of which 1 ms to minimize.
[2023-03-15 05:35:58] [INFO ] Deduced a trap composed of 18 places in 364 ms of which 1 ms to minimize.
[2023-03-15 05:35:58] [INFO ] Deduced a trap composed of 18 places in 352 ms of which 1 ms to minimize.
[2023-03-15 05:35:59] [INFO ] Deduced a trap composed of 138 places in 305 ms of which 1 ms to minimize.
[2023-03-15 05:35:59] [INFO ] Deduced a trap composed of 68 places in 296 ms of which 1 ms to minimize.
[2023-03-15 05:36:00] [INFO ] Deduced a trap composed of 80 places in 289 ms of which 1 ms to minimize.
[2023-03-15 05:36:00] [INFO ] Deduced a trap composed of 86 places in 282 ms of which 1 ms to minimize.
[2023-03-15 05:36:00] [INFO ] Deduced a trap composed of 64 places in 209 ms of which 1 ms to minimize.
[2023-03-15 05:36:00] [INFO ] Deduced a trap composed of 62 places in 190 ms of which 1 ms to minimize.
[2023-03-15 05:36:01] [INFO ] Deduced a trap composed of 25 places in 356 ms of which 1 ms to minimize.
[2023-03-15 05:36:01] [INFO ] Deduced a trap composed of 41 places in 373 ms of which 1 ms to minimize.
[2023-03-15 05:36:02] [INFO ] Deduced a trap composed of 25 places in 349 ms of which 1 ms to minimize.
[2023-03-15 05:36:02] [INFO ] Deduced a trap composed of 31 places in 358 ms of which 1 ms to minimize.
[2023-03-15 05:36:03] [INFO ] Deduced a trap composed of 31 places in 363 ms of which 1 ms to minimize.
[2023-03-15 05:36:05] [INFO ] Trap strengthening (SAT) tested/added 44/43 trap constraints in 18967 ms
[2023-03-15 05:36:06] [INFO ] Deduced a trap composed of 56 places in 335 ms of which 1 ms to minimize.
[2023-03-15 05:36:06] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 579 ms
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:722)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-15 05:36:06] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-15 05:36:06] [INFO ] After 25062ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:22
Parikh walk visited 6 properties in 509 ms.
Support contains 133 out of 464 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 464/464 places, 674/674 transitions.
Drop transitions removed 86 transitions
Trivial Post-agglo rules discarded 86 transitions
Performed 86 trivial Post agglomeration. Transition count delta: 86
Iterating post reduction 0 with 86 rules applied. Total rules applied 86 place count 464 transition count 588
Reduce places removed 86 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 87 rules applied. Total rules applied 173 place count 378 transition count 587
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 174 place count 377 transition count 587
Performed 85 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 85 Pre rules applied. Total rules applied 174 place count 377 transition count 502
Deduced a syphon composed of 85 places in 1 ms
Reduce places removed 85 places and 0 transitions.
Iterating global reduction 3 with 170 rules applied. Total rules applied 344 place count 292 transition count 502
Applied a total of 344 rules in 88 ms. Remains 292 /464 variables (removed 172) and now considering 502/674 (removed 172) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 88 ms. Remains : 292/464 places, 502/674 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 627 ms. (steps per millisecond=15 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 16) seen :0
Interrupted probabilistic random walk after 346464 steps, run timeout after 3001 ms. (steps per millisecond=115 ) properties seen :{3=1}
Probabilistic random walk after 346464 steps, saw 63606 distinct states, run finished after 3006 ms. (steps per millisecond=115 ) properties seen :1
Running SMT prover for 15 properties.
[2023-03-15 05:36:10] [INFO ] Flow matrix only has 442 transitions (discarded 60 similar events)
// Phase 1: matrix 442 rows 292 cols
[2023-03-15 05:36:10] [INFO ] Computed 19 place invariants in 11 ms
[2023-03-15 05:36:11] [INFO ] [Real]Absence check using 14 positive place invariants in 10 ms returned sat
[2023-03-15 05:36:11] [INFO ] [Real]Absence check using 14 positive and 5 generalized place invariants in 1 ms returned sat
[2023-03-15 05:36:11] [INFO ] After 289ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-03-15 05:36:11] [INFO ] [Nat]Absence check using 14 positive place invariants in 11 ms returned sat
[2023-03-15 05:36:11] [INFO ] [Nat]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:36:12] [INFO ] After 1111ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-03-15 05:36:12] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:36:13] [INFO ] After 976ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-03-15 05:36:14] [INFO ] Deduced a trap composed of 25 places in 248 ms of which 1 ms to minimize.
[2023-03-15 05:36:14] [INFO ] Deduced a trap composed of 23 places in 245 ms of which 1 ms to minimize.
[2023-03-15 05:36:15] [INFO ] Deduced a trap composed of 11 places in 249 ms of which 1 ms to minimize.
[2023-03-15 05:36:15] [INFO ] Deduced a trap composed of 13 places in 214 ms of which 2 ms to minimize.
[2023-03-15 05:36:15] [INFO ] Deduced a trap composed of 11 places in 249 ms of which 1 ms to minimize.
[2023-03-15 05:36:16] [INFO ] Deduced a trap composed of 9 places in 248 ms of which 1 ms to minimize.
[2023-03-15 05:36:16] [INFO ] Deduced a trap composed of 32 places in 240 ms of which 1 ms to minimize.
[2023-03-15 05:36:16] [INFO ] Deduced a trap composed of 37 places in 246 ms of which 1 ms to minimize.
[2023-03-15 05:36:16] [INFO ] Deduced a trap composed of 43 places in 245 ms of which 1 ms to minimize.
[2023-03-15 05:36:17] [INFO ] Deduced a trap composed of 13 places in 250 ms of which 1 ms to minimize.
[2023-03-15 05:36:17] [INFO ] Deduced a trap composed of 39 places in 176 ms of which 1 ms to minimize.
[2023-03-15 05:36:17] [INFO ] Deduced a trap composed of 25 places in 225 ms of which 1 ms to minimize.
[2023-03-15 05:36:17] [INFO ] Deduced a trap composed of 23 places in 157 ms of which 1 ms to minimize.
[2023-03-15 05:36:18] [INFO ] Deduced a trap composed of 37 places in 201 ms of which 1 ms to minimize.
[2023-03-15 05:36:18] [INFO ] Deduced a trap composed of 21 places in 204 ms of which 1 ms to minimize.
[2023-03-15 05:36:18] [INFO ] Deduced a trap composed of 23 places in 193 ms of which 1 ms to minimize.
[2023-03-15 05:36:18] [INFO ] Deduced a trap composed of 76 places in 177 ms of which 1 ms to minimize.
[2023-03-15 05:36:19] [INFO ] Deduced a trap composed of 37 places in 185 ms of which 1 ms to minimize.
[2023-03-15 05:36:19] [INFO ] Deduced a trap composed of 25 places in 178 ms of which 1 ms to minimize.
[2023-03-15 05:36:19] [INFO ] Deduced a trap composed of 50 places in 165 ms of which 1 ms to minimize.
[2023-03-15 05:36:19] [INFO ] Deduced a trap composed of 29 places in 206 ms of which 0 ms to minimize.
[2023-03-15 05:36:20] [INFO ] Deduced a trap composed of 27 places in 205 ms of which 1 ms to minimize.
[2023-03-15 05:36:20] [INFO ] Deduced a trap composed of 27 places in 219 ms of which 1 ms to minimize.
[2023-03-15 05:36:20] [INFO ] Deduced a trap composed of 61 places in 211 ms of which 0 ms to minimize.
[2023-03-15 05:36:20] [INFO ] Deduced a trap composed of 95 places in 167 ms of which 1 ms to minimize.
[2023-03-15 05:36:20] [INFO ] Deduced a trap composed of 85 places in 188 ms of which 1 ms to minimize.
[2023-03-15 05:36:21] [INFO ] Deduced a trap composed of 42 places in 193 ms of which 1 ms to minimize.
[2023-03-15 05:36:21] [INFO ] Deduced a trap composed of 23 places in 208 ms of which 1 ms to minimize.
[2023-03-15 05:36:21] [INFO ] Deduced a trap composed of 45 places in 176 ms of which 0 ms to minimize.
[2023-03-15 05:36:21] [INFO ] Deduced a trap composed of 53 places in 189 ms of which 1 ms to minimize.
[2023-03-15 05:36:22] [INFO ] Deduced a trap composed of 50 places in 198 ms of which 0 ms to minimize.
[2023-03-15 05:36:22] [INFO ] Deduced a trap composed of 49 places in 181 ms of which 1 ms to minimize.
[2023-03-15 05:36:22] [INFO ] Deduced a trap composed of 49 places in 183 ms of which 1 ms to minimize.
[2023-03-15 05:36:22] [INFO ] Deduced a trap composed of 53 places in 198 ms of which 1 ms to minimize.
[2023-03-15 05:36:23] [INFO ] Deduced a trap composed of 47 places in 123 ms of which 1 ms to minimize.
[2023-03-15 05:36:23] [INFO ] Deduced a trap composed of 47 places in 128 ms of which 1 ms to minimize.
[2023-03-15 05:36:23] [INFO ] Deduced a trap composed of 37 places in 113 ms of which 2 ms to minimize.
[2023-03-15 05:36:23] [INFO ] Deduced a trap composed of 47 places in 119 ms of which 0 ms to minimize.
[2023-03-15 05:36:23] [INFO ] Trap strengthening (SAT) tested/added 39/38 trap constraints in 9366 ms
[2023-03-15 05:36:23] [INFO ] Deduced a trap composed of 39 places in 169 ms of which 1 ms to minimize.
[2023-03-15 05:36:24] [INFO ] Deduced a trap composed of 53 places in 180 ms of which 1 ms to minimize.
[2023-03-15 05:36:24] [INFO ] Deduced a trap composed of 35 places in 178 ms of which 1 ms to minimize.
[2023-03-15 05:36:24] [INFO ] Deduced a trap composed of 59 places in 164 ms of which 0 ms to minimize.
[2023-03-15 05:36:24] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 941 ms
[2023-03-15 05:36:24] [INFO ] Deduced a trap composed of 13 places in 178 ms of which 1 ms to minimize.
[2023-03-15 05:36:25] [INFO ] Deduced a trap composed of 13 places in 171 ms of which 1 ms to minimize.
[2023-03-15 05:36:25] [INFO ] Deduced a trap composed of 11 places in 211 ms of which 1 ms to minimize.
[2023-03-15 05:36:25] [INFO ] Deduced a trap composed of 39 places in 119 ms of which 1 ms to minimize.
[2023-03-15 05:36:25] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 845 ms
[2023-03-15 05:36:25] [INFO ] Deduced a trap composed of 9 places in 224 ms of which 1 ms to minimize.
[2023-03-15 05:36:26] [INFO ] Deduced a trap composed of 9 places in 234 ms of which 1 ms to minimize.
[2023-03-15 05:36:26] [INFO ] Deduced a trap composed of 13 places in 249 ms of which 1 ms to minimize.
[2023-03-15 05:36:26] [INFO ] Deduced a trap composed of 37 places in 102 ms of which 1 ms to minimize.
[2023-03-15 05:36:26] [INFO ] Deduced a trap composed of 37 places in 102 ms of which 1 ms to minimize.
[2023-03-15 05:36:26] [INFO ] Deduced a trap composed of 39 places in 98 ms of which 1 ms to minimize.
[2023-03-15 05:36:26] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 1208 ms
[2023-03-15 05:36:27] [INFO ] Deduced a trap composed of 32 places in 218 ms of which 1 ms to minimize.
[2023-03-15 05:36:27] [INFO ] Deduced a trap composed of 9 places in 191 ms of which 1 ms to minimize.
[2023-03-15 05:36:27] [INFO ] Deduced a trap composed of 37 places in 180 ms of which 1 ms to minimize.
[2023-03-15 05:36:27] [INFO ] Deduced a trap composed of 55 places in 181 ms of which 1 ms to minimize.
[2023-03-15 05:36:27] [INFO ] Deduced a trap composed of 37 places in 169 ms of which 1 ms to minimize.
[2023-03-15 05:36:28] [INFO ] Deduced a trap composed of 35 places in 174 ms of which 1 ms to minimize.
[2023-03-15 05:36:28] [INFO ] Deduced a trap composed of 37 places in 170 ms of which 1 ms to minimize.
[2023-03-15 05:36:28] [INFO ] Trap strengthening (SAT) tested/added 8/7 trap constraints in 1531 ms
[2023-03-15 05:36:28] [INFO ] Deduced a trap composed of 59 places in 90 ms of which 1 ms to minimize.
[2023-03-15 05:36:28] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 152 ms
[2023-03-15 05:36:28] [INFO ] Deduced a trap composed of 45 places in 179 ms of which 1 ms to minimize.
[2023-03-15 05:36:29] [INFO ] Deduced a trap composed of 33 places in 112 ms of which 1 ms to minimize.
[2023-03-15 05:36:29] [INFO ] Deduced a trap composed of 45 places in 107 ms of which 0 ms to minimize.
[2023-03-15 05:36:29] [INFO ] Deduced a trap composed of 45 places in 124 ms of which 0 ms to minimize.
[2023-03-15 05:36:29] [INFO ] Deduced a trap composed of 45 places in 115 ms of which 0 ms to minimize.
[2023-03-15 05:36:29] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 894 ms
[2023-03-15 05:36:29] [INFO ] Deduced a trap composed of 49 places in 118 ms of which 1 ms to minimize.
[2023-03-15 05:36:29] [INFO ] Deduced a trap composed of 52 places in 119 ms of which 1 ms to minimize.
[2023-03-15 05:36:30] [INFO ] Deduced a trap composed of 52 places in 129 ms of which 0 ms to minimize.
[2023-03-15 05:36:30] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 482 ms
[2023-03-15 05:36:30] [INFO ] Deduced a trap composed of 21 places in 181 ms of which 1 ms to minimize.
[2023-03-15 05:36:30] [INFO ] Deduced a trap composed of 25 places in 175 ms of which 1 ms to minimize.
[2023-03-15 05:36:30] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 444 ms
[2023-03-15 05:36:30] [INFO ] Deduced a trap composed of 23 places in 211 ms of which 1 ms to minimize.
[2023-03-15 05:36:30] [INFO ] Deduced a trap composed of 58 places in 123 ms of which 0 ms to minimize.
[2023-03-15 05:36:31] [INFO ] Deduced a trap composed of 60 places in 119 ms of which 1 ms to minimize.
[2023-03-15 05:36:31] [INFO ] Deduced a trap composed of 58 places in 126 ms of which 0 ms to minimize.
[2023-03-15 05:36:31] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 740 ms
[2023-03-15 05:36:31] [INFO ] Deduced a trap composed of 28 places in 191 ms of which 0 ms to minimize.
[2023-03-15 05:36:31] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 257 ms
[2023-03-15 05:36:31] [INFO ] Deduced a trap composed of 22 places in 218 ms of which 1 ms to minimize.
[2023-03-15 05:36:32] [INFO ] Deduced a trap composed of 11 places in 243 ms of which 0 ms to minimize.
[2023-03-15 05:36:32] [INFO ] Deduced a trap composed of 25 places in 233 ms of which 1 ms to minimize.
[2023-03-15 05:36:32] [INFO ] Deduced a trap composed of 50 places in 192 ms of which 1 ms to minimize.
[2023-03-15 05:36:32] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 1159 ms
[2023-03-15 05:36:33] [INFO ] Deduced a trap composed of 15 places in 157 ms of which 1 ms to minimize.
[2023-03-15 05:36:33] [INFO ] Deduced a trap composed of 28 places in 125 ms of which 1 ms to minimize.
[2023-03-15 05:36:33] [INFO ] Deduced a trap composed of 45 places in 131 ms of which 1 ms to minimize.
[2023-03-15 05:36:33] [INFO ] Deduced a trap composed of 45 places in 132 ms of which 0 ms to minimize.
[2023-03-15 05:36:33] [INFO ] Deduced a trap composed of 49 places in 126 ms of which 1 ms to minimize.
[2023-03-15 05:36:33] [INFO ] Deduced a trap composed of 31 places in 126 ms of which 1 ms to minimize.
[2023-03-15 05:36:34] [INFO ] Deduced a trap composed of 30 places in 128 ms of which 1 ms to minimize.
[2023-03-15 05:36:34] [INFO ] Deduced a trap composed of 45 places in 131 ms of which 0 ms to minimize.
[2023-03-15 05:36:34] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 1331 ms
[2023-03-15 05:36:34] [INFO ] After 21408ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 1743 ms.
[2023-03-15 05:36:36] [INFO ] After 24719ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 258 ms.
Support contains 132 out of 292 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 292/292 places, 502/502 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 292 transition count 501
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 291 transition count 501
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 2 place count 291 transition count 500
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 4 place count 290 transition count 500
Applied a total of 4 rules in 41 ms. Remains 290 /292 variables (removed 2) and now considering 500/502 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 45 ms. Remains : 290/292 places, 500/502 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 404 ms. (steps per millisecond=24 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Interrupted probabilistic random walk after 321492 steps, run timeout after 3001 ms. (steps per millisecond=107 ) properties seen :{}
Probabilistic random walk after 321492 steps, saw 59368 distinct states, run finished after 3002 ms. (steps per millisecond=107 ) properties seen :0
Running SMT prover for 15 properties.
[2023-03-15 05:36:39] [INFO ] Flow matrix only has 440 transitions (discarded 60 similar events)
// Phase 1: matrix 440 rows 290 cols
[2023-03-15 05:36:39] [INFO ] Computed 19 place invariants in 4 ms
[2023-03-15 05:36:40] [INFO ] [Real]Absence check using 14 positive place invariants in 7 ms returned sat
[2023-03-15 05:36:40] [INFO ] [Real]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:36:40] [INFO ] After 714ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-03-15 05:36:40] [INFO ] [Nat]Absence check using 14 positive place invariants in 7 ms returned sat
[2023-03-15 05:36:40] [INFO ] [Nat]Absence check using 14 positive and 5 generalized place invariants in 2 ms returned sat
[2023-03-15 05:36:41] [INFO ] After 1037ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-03-15 05:36:41] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:36:42] [INFO ] After 992ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-03-15 05:36:43] [INFO ] Deduced a trap composed of 23 places in 277 ms of which 1 ms to minimize.
[2023-03-15 05:36:43] [INFO ] Deduced a trap composed of 13 places in 264 ms of which 1 ms to minimize.
[2023-03-15 05:36:44] [INFO ] Deduced a trap composed of 11 places in 250 ms of which 0 ms to minimize.
[2023-03-15 05:36:44] [INFO ] Deduced a trap composed of 25 places in 252 ms of which 1 ms to minimize.
[2023-03-15 05:36:44] [INFO ] Deduced a trap composed of 54 places in 232 ms of which 1 ms to minimize.
[2023-03-15 05:36:45] [INFO ] Deduced a trap composed of 15 places in 248 ms of which 1 ms to minimize.
[2023-03-15 05:36:45] [INFO ] Deduced a trap composed of 13 places in 243 ms of which 1 ms to minimize.
[2023-03-15 05:36:45] [INFO ] Deduced a trap composed of 37 places in 248 ms of which 0 ms to minimize.
[2023-03-15 05:36:45] [INFO ] Deduced a trap composed of 11 places in 221 ms of which 1 ms to minimize.
[2023-03-15 05:36:46] [INFO ] Deduced a trap composed of 49 places in 191 ms of which 1 ms to minimize.
[2023-03-15 05:36:46] [INFO ] Deduced a trap composed of 37 places in 110 ms of which 1 ms to minimize.
[2023-03-15 05:36:46] [INFO ] Deduced a trap composed of 39 places in 111 ms of which 1 ms to minimize.
[2023-03-15 05:36:46] [INFO ] Deduced a trap composed of 39 places in 120 ms of which 1 ms to minimize.
[2023-03-15 05:36:46] [INFO ] Deduced a trap composed of 37 places in 126 ms of which 1 ms to minimize.
[2023-03-15 05:36:46] [INFO ] Deduced a trap composed of 37 places in 75 ms of which 1 ms to minimize.
[2023-03-15 05:36:47] [INFO ] Trap strengthening (SAT) tested/added 16/15 trap constraints in 3638 ms
[2023-03-15 05:36:47] [INFO ] Deduced a trap composed of 33 places in 222 ms of which 1 ms to minimize.
[2023-03-15 05:36:47] [INFO ] Deduced a trap composed of 33 places in 220 ms of which 1 ms to minimize.
[2023-03-15 05:36:47] [INFO ] Deduced a trap composed of 33 places in 215 ms of which 1 ms to minimize.
[2023-03-15 05:36:48] [INFO ] Deduced a trap composed of 23 places in 177 ms of which 1 ms to minimize.
[2023-03-15 05:36:48] [INFO ] Deduced a trap composed of 21 places in 180 ms of which 1 ms to minimize.
[2023-03-15 05:36:48] [INFO ] Deduced a trap composed of 63 places in 173 ms of which 1 ms to minimize.
[2023-03-15 05:36:48] [INFO ] Deduced a trap composed of 23 places in 145 ms of which 0 ms to minimize.
[2023-03-15 05:36:48] [INFO ] Deduced a trap composed of 23 places in 171 ms of which 1 ms to minimize.
[2023-03-15 05:36:49] [INFO ] Deduced a trap composed of 21 places in 149 ms of which 1 ms to minimize.
[2023-03-15 05:36:49] [INFO ] Deduced a trap composed of 25 places in 185 ms of which 1 ms to minimize.
[2023-03-15 05:36:49] [INFO ] Deduced a trap composed of 43 places in 172 ms of which 1 ms to minimize.
[2023-03-15 05:36:49] [INFO ] Deduced a trap composed of 9 places in 160 ms of which 1 ms to minimize.
[2023-03-15 05:36:50] [INFO ] Deduced a trap composed of 21 places in 200 ms of which 1 ms to minimize.
[2023-03-15 05:36:50] [INFO ] Deduced a trap composed of 31 places in 164 ms of which 1 ms to minimize.
[2023-03-15 05:36:50] [INFO ] Deduced a trap composed of 9 places in 207 ms of which 1 ms to minimize.
[2023-03-15 05:36:50] [INFO ] Deduced a trap composed of 21 places in 224 ms of which 1 ms to minimize.
[2023-03-15 05:36:51] [INFO ] Deduced a trap composed of 11 places in 218 ms of which 2 ms to minimize.
[2023-03-15 05:36:51] [INFO ] Deduced a trap composed of 25 places in 207 ms of which 1 ms to minimize.
[2023-03-15 05:36:51] [INFO ] Deduced a trap composed of 40 places in 148 ms of which 1 ms to minimize.
[2023-03-15 05:36:51] [INFO ] Deduced a trap composed of 29 places in 189 ms of which 0 ms to minimize.
[2023-03-15 05:36:51] [INFO ] Trap strengthening (SAT) tested/added 21/20 trap constraints in 4709 ms
[2023-03-15 05:36:52] [INFO ] Deduced a trap composed of 33 places in 214 ms of which 1 ms to minimize.
[2023-03-15 05:36:52] [INFO ] Deduced a trap composed of 27 places in 189 ms of which 0 ms to minimize.
[2023-03-15 05:36:52] [INFO ] Deduced a trap composed of 9 places in 219 ms of which 1 ms to minimize.
[2023-03-15 05:36:52] [INFO ] Deduced a trap composed of 13 places in 213 ms of which 1 ms to minimize.
[2023-03-15 05:36:53] [INFO ] Deduced a trap composed of 50 places in 192 ms of which 0 ms to minimize.
[2023-03-15 05:36:53] [INFO ] Deduced a trap composed of 50 places in 175 ms of which 1 ms to minimize.
[2023-03-15 05:36:53] [INFO ] Deduced a trap composed of 51 places in 125 ms of which 1 ms to minimize.
[2023-03-15 05:36:53] [INFO ] Deduced a trap composed of 39 places in 126 ms of which 1 ms to minimize.
[2023-03-15 05:36:53] [INFO ] Deduced a trap composed of 53 places in 123 ms of which 1 ms to minimize.
[2023-03-15 05:36:54] [INFO ] Deduced a trap composed of 54 places in 115 ms of which 0 ms to minimize.
[2023-03-15 05:36:54] [INFO ] Trap strengthening (SAT) tested/added 11/10 trap constraints in 2158 ms
[2023-03-15 05:36:54] [INFO ] Deduced a trap composed of 9 places in 235 ms of which 1 ms to minimize.
[2023-03-15 05:36:54] [INFO ] Deduced a trap composed of 25 places in 228 ms of which 1 ms to minimize.
[2023-03-15 05:36:54] [INFO ] Deduced a trap composed of 25 places in 226 ms of which 1 ms to minimize.
[2023-03-15 05:36:55] [INFO ] Deduced a trap composed of 30 places in 238 ms of which 1 ms to minimize.
[2023-03-15 05:36:55] [INFO ] Deduced a trap composed of 35 places in 196 ms of which 1 ms to minimize.
[2023-03-15 05:36:55] [INFO ] Deduced a trap composed of 47 places in 188 ms of which 1 ms to minimize.
[2023-03-15 05:36:55] [INFO ] Deduced a trap composed of 47 places in 155 ms of which 1 ms to minimize.
[2023-03-15 05:36:55] [INFO ] Deduced a trap composed of 47 places in 147 ms of which 0 ms to minimize.
[2023-03-15 05:36:56] [INFO ] Deduced a trap composed of 47 places in 138 ms of which 1 ms to minimize.
[2023-03-15 05:36:56] [INFO ] Trap strengthening (SAT) tested/added 10/9 trap constraints in 2104 ms
[2023-03-15 05:36:56] [INFO ] Deduced a trap composed of 53 places in 185 ms of which 1 ms to minimize.
[2023-03-15 05:36:56] [INFO ] Deduced a trap composed of 33 places in 162 ms of which 1 ms to minimize.
[2023-03-15 05:36:56] [INFO ] Deduced a trap composed of 35 places in 160 ms of which 1 ms to minimize.
[2023-03-15 05:36:57] [INFO ] Deduced a trap composed of 35 places in 158 ms of which 0 ms to minimize.
[2023-03-15 05:36:57] [INFO ] Deduced a trap composed of 23 places in 170 ms of which 1 ms to minimize.
[2023-03-15 05:36:57] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 1025 ms
[2023-03-15 05:36:57] [INFO ] Deduced a trap composed of 59 places in 98 ms of which 1 ms to minimize.
[2023-03-15 05:36:57] [INFO ] Deduced a trap composed of 59 places in 96 ms of which 0 ms to minimize.
[2023-03-15 05:36:57] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 282 ms
[2023-03-15 05:36:57] [INFO ] Deduced a trap composed of 45 places in 135 ms of which 1 ms to minimize.
[2023-03-15 05:36:58] [INFO ] Deduced a trap composed of 33 places in 151 ms of which 0 ms to minimize.
[2023-03-15 05:36:58] [INFO ] Deduced a trap composed of 45 places in 137 ms of which 1 ms to minimize.
[2023-03-15 05:36:58] [INFO ] Deduced a trap composed of 45 places in 137 ms of which 1 ms to minimize.
[2023-03-15 05:36:58] [INFO ] Deduced a trap composed of 45 places in 141 ms of which 1 ms to minimize.
[2023-03-15 05:36:58] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 876 ms
[2023-03-15 05:36:59] [INFO ] Deduced a trap composed of 52 places in 120 ms of which 1 ms to minimize.
[2023-03-15 05:36:59] [INFO ] Deduced a trap composed of 52 places in 158 ms of which 0 ms to minimize.
[2023-03-15 05:36:59] [INFO ] Deduced a trap composed of 25 places in 177 ms of which 1 ms to minimize.
[2023-03-15 05:36:59] [INFO ] Deduced a trap composed of 60 places in 105 ms of which 0 ms to minimize.
[2023-03-15 05:36:59] [INFO ] Deduced a trap composed of 58 places in 105 ms of which 0 ms to minimize.
[2023-03-15 05:36:59] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 1016 ms
[2023-03-15 05:37:00] [INFO ] Deduced a trap composed of 11 places in 215 ms of which 0 ms to minimize.
[2023-03-15 05:37:00] [INFO ] Deduced a trap composed of 21 places in 201 ms of which 1 ms to minimize.
[2023-03-15 05:37:00] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 508 ms
[2023-03-15 05:37:00] [INFO ] Deduced a trap composed of 50 places in 111 ms of which 0 ms to minimize.
[2023-03-15 05:37:00] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 170 ms
[2023-03-15 05:37:00] [INFO ] Deduced a trap composed of 11 places in 163 ms of which 0 ms to minimize.
[2023-03-15 05:37:01] [INFO ] Deduced a trap composed of 45 places in 144 ms of which 1 ms to minimize.
[2023-03-15 05:37:01] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 396 ms
[2023-03-15 05:37:01] [INFO ] After 19270ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 1915 ms.
[2023-03-15 05:37:03] [INFO ] After 22504ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 235 ms.
Support contains 132 out of 290 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 290/290 places, 500/500 transitions.
Applied a total of 0 rules in 24 ms. Remains 290 /290 variables (removed 0) and now considering 500/500 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 25 ms. Remains : 290/290 places, 500/500 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 290/290 places, 500/500 transitions.
Applied a total of 0 rules in 23 ms. Remains 290 /290 variables (removed 0) and now considering 500/500 (removed 0) transitions.
[2023-03-15 05:37:03] [INFO ] Flow matrix only has 440 transitions (discarded 60 similar events)
[2023-03-15 05:37:03] [INFO ] Invariant cache hit.
[2023-03-15 05:37:03] [INFO ] Implicit Places using invariants in 267 ms returned [280, 281, 282, 283, 284]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 271 ms to find 5 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 285/290 places, 500/500 transitions.
Applied a total of 0 rules in 18 ms. Remains 285 /285 variables (removed 0) and now considering 500/500 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 314 ms. Remains : 285/290 places, 500/500 transitions.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-15 05:37:03] [INFO ] Flatten gal took : 81 ms
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 61 ms
[2023-03-15 05:37:04] [INFO ] Input system was already deterministic with 690 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 4 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 30 ms
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 36 ms
[2023-03-15 05:37:04] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 2 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 27 ms
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 31 ms
[2023-03-15 05:37:04] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 4 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 24 ms
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 27 ms
[2023-03-15 05:37:04] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 5 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 23 ms
[2023-03-15 05:37:04] [INFO ] Flatten gal took : 26 ms
[2023-03-15 05:37:04] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Drop transitions removed 197 transitions
Trivial Post-agglo rules discarded 197 transitions
Performed 197 trivial Post agglomeration. Transition count delta: 197
Iterating post reduction 0 with 197 rules applied. Total rules applied 197 place count 480 transition count 493
Reduce places removed 197 places and 0 transitions.
Iterating post reduction 1 with 197 rules applied. Total rules applied 394 place count 283 transition count 493
Performed 88 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 88 Pre rules applied. Total rules applied 394 place count 283 transition count 405
Deduced a syphon composed of 88 places in 0 ms
Reduce places removed 88 places and 0 transitions.
Iterating global reduction 2 with 176 rules applied. Total rules applied 570 place count 195 transition count 405
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 2 with 10 rules applied. Total rules applied 580 place count 190 transition count 400
Applied a total of 580 rules in 37 ms. Remains 190 /480 variables (removed 290) and now considering 400/690 (removed 290) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 190/480 places, 400/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 14 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 17 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 400 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 480 transition count 626
Reduce places removed 64 places and 0 transitions.
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Iterating post reduction 1 with 80 rules applied. Total rules applied 144 place count 416 transition count 610
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 160 place count 400 transition count 610
Performed 85 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 85 Pre rules applied. Total rules applied 160 place count 400 transition count 525
Deduced a syphon composed of 85 places in 1 ms
Reduce places removed 85 places and 0 transitions.
Iterating global reduction 3 with 170 rules applied. Total rules applied 330 place count 315 transition count 525
Applied a total of 330 rules in 36 ms. Remains 315 /480 variables (removed 165) and now considering 525/690 (removed 165) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 315/480 places, 525/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 17 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 18 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 525 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 7 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 22 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 26 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 5 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 20 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 21 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 25 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 25 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 18 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 20 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 17 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 17 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 20 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 8 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 18 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 20 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 10 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 19 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 22 ms
[2023-03-15 05:37:05] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Drop transitions removed 199 transitions
Trivial Post-agglo rules discarded 199 transitions
Performed 199 trivial Post agglomeration. Transition count delta: 199
Iterating post reduction 0 with 199 rules applied. Total rules applied 199 place count 480 transition count 491
Reduce places removed 199 places and 0 transitions.
Iterating post reduction 1 with 199 rules applied. Total rules applied 398 place count 281 transition count 491
Performed 100 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 100 Pre rules applied. Total rules applied 398 place count 281 transition count 391
Deduced a syphon composed of 100 places in 0 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 2 with 200 rules applied. Total rules applied 598 place count 181 transition count 391
Performed 20 Post agglomeration using F-continuation condition.Transition count delta: 20
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 638 place count 161 transition count 371
Applied a total of 638 rules in 27 ms. Remains 161 /480 variables (removed 319) and now considering 371/690 (removed 319) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 161/480 places, 371/690 transitions.
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 11 ms
[2023-03-15 05:37:05] [INFO ] Flatten gal took : 11 ms
[2023-03-15 05:37:06] [INFO ] Input system was already deterministic with 371 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1323828 steps, run timeout after 3001 ms. (steps per millisecond=441 ) properties seen :{}
Probabilistic random walk after 1323828 steps, saw 220693 distinct states, run finished after 3002 ms. (steps per millisecond=440 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-15 05:37:09] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
// Phase 1: matrix 311 rows 161 cols
[2023-03-15 05:37:09] [INFO ] Computed 19 place invariants in 3 ms
[2023-03-15 05:37:09] [INFO ] [Real]Absence check using 14 positive place invariants in 8 ms returned sat
[2023-03-15 05:37:09] [INFO ] [Real]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:37:09] [INFO ] After 162ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-15 05:37:09] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:09] [INFO ] After 40ms SMT Verify possible using 116 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:09] [INFO ] After 307ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:09] [INFO ] [Nat]Absence check using 14 positive place invariants in 8 ms returned sat
[2023-03-15 05:37:09] [INFO ] [Nat]Absence check using 14 positive and 5 generalized place invariants in 1 ms returned sat
[2023-03-15 05:37:09] [INFO ] After 147ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:09] [INFO ] After 42ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:09] [INFO ] Deduced a trap composed of 26 places in 108 ms of which 1 ms to minimize.
[2023-03-15 05:37:09] [INFO ] Deduced a trap composed of 20 places in 85 ms of which 0 ms to minimize.
[2023-03-15 05:37:09] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 250 ms
[2023-03-15 05:37:09] [INFO ] After 310ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 20 ms.
[2023-03-15 05:37:09] [INFO ] After 570ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 20 ms.
Support contains 2 out of 161 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 161/161 places, 371/371 transitions.
Applied a total of 0 rules in 13 ms. Remains 161 /161 variables (removed 0) and now considering 371/371 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 161/161 places, 371/371 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 398 ms. (steps per millisecond=251 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-15 05:37:10] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:10] [INFO ] Invariant cache hit.
[2023-03-15 05:37:10] [INFO ] [Real]Absence check using 14 positive place invariants in 10 ms returned sat
[2023-03-15 05:37:10] [INFO ] [Real]Absence check using 14 positive and 5 generalized place invariants in 2 ms returned sat
[2023-03-15 05:37:10] [INFO ] After 137ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-15 05:37:10] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:10] [INFO ] After 24ms SMT Verify possible using 116 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-15 05:37:10] [INFO ] After 61ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:10] [INFO ] After 295ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:10] [INFO ] [Nat]Absence check using 14 positive place invariants in 5 ms returned sat
[2023-03-15 05:37:10] [INFO ] [Nat]Absence check using 14 positive and 5 generalized place invariants in 2 ms returned sat
[2023-03-15 05:37:10] [INFO ] After 86ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:10] [INFO ] After 16ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:10] [INFO ] After 35ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-15 05:37:10] [INFO ] After 180ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Incomplete random walk after 1000000 steps, including 2 resets, run finished after 1781 ms. (steps per millisecond=561 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 520 ms. (steps per millisecond=1923 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2357856 steps, run timeout after 6001 ms. (steps per millisecond=392 ) properties seen :{}
Probabilistic random walk after 2357856 steps, saw 393172 distinct states, run finished after 6001 ms. (steps per millisecond=392 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-15 05:37:19] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:19] [INFO ] Invariant cache hit.
[2023-03-15 05:37:19] [INFO ] [Real]Absence check using 14 positive place invariants in 6 ms returned sat
[2023-03-15 05:37:19] [INFO ] [Real]Absence check using 14 positive and 5 generalized place invariants in 2 ms returned sat
[2023-03-15 05:37:19] [INFO ] After 94ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-15 05:37:19] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:19] [INFO ] After 25ms SMT Verify possible using 116 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:19] [INFO ] After 203ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:19] [INFO ] [Nat]Absence check using 14 positive place invariants in 9 ms returned sat
[2023-03-15 05:37:19] [INFO ] [Nat]Absence check using 14 positive and 5 generalized place invariants in 3 ms returned sat
[2023-03-15 05:37:19] [INFO ] After 165ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:19] [INFO ] After 41ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:19] [INFO ] Deduced a trap composed of 20 places in 99 ms of which 4 ms to minimize.
[2023-03-15 05:37:19] [INFO ] Deduced a trap composed of 14 places in 61 ms of which 1 ms to minimize.
[2023-03-15 05:37:19] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 213 ms
[2023-03-15 05:37:19] [INFO ] After 272ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 21 ms.
[2023-03-15 05:37:19] [INFO ] After 555ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 13 ms.
Support contains 2 out of 161 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 161/161 places, 371/371 transitions.
Applied a total of 0 rules in 12 ms. Remains 161 /161 variables (removed 0) and now considering 371/371 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13 ms. Remains : 161/161 places, 371/371 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 161/161 places, 371/371 transitions.
Applied a total of 0 rules in 11 ms. Remains 161 /161 variables (removed 0) and now considering 371/371 (removed 0) transitions.
[2023-03-15 05:37:19] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:19] [INFO ] Invariant cache hit.
[2023-03-15 05:37:20] [INFO ] Implicit Places using invariants in 317 ms returned [151, 152, 153, 154, 155]
Discarding 5 places :
Implicit Place search using SMT only with invariants took 319 ms to find 5 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 156/161 places, 371/371 transitions.
Applied a total of 0 rules in 15 ms. Remains 156 /156 variables (removed 0) and now considering 371/371 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 346 ms. Remains : 156/161 places, 371/371 transitions.
Incomplete random walk after 1000000 steps, including 2 resets, run finished after 2300 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 530 ms. (steps per millisecond=1886 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2559750 steps, run timeout after 6001 ms. (steps per millisecond=426 ) properties seen :{}
Probabilistic random walk after 2559750 steps, saw 426814 distinct states, run finished after 6001 ms. (steps per millisecond=426 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-15 05:37:29] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
// Phase 1: matrix 311 rows 156 cols
[2023-03-15 05:37:29] [INFO ] Computed 14 place invariants in 2 ms
[2023-03-15 05:37:29] [INFO ] [Real]Absence check using 14 positive place invariants in 8 ms returned sat
[2023-03-15 05:37:29] [INFO ] After 146ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-15 05:37:29] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:29] [INFO ] After 34ms SMT Verify possible using 116 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:29] [INFO ] After 265ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:29] [INFO ] [Nat]Absence check using 14 positive place invariants in 8 ms returned sat
[2023-03-15 05:37:29] [INFO ] After 143ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:29] [INFO ] After 40ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:29] [INFO ] Deduced a trap composed of 23 places in 113 ms of which 0 ms to minimize.
[2023-03-15 05:37:29] [INFO ] Deduced a trap composed of 26 places in 151 ms of which 0 ms to minimize.
[2023-03-15 05:37:30] [INFO ] Deduced a trap composed of 14 places in 65 ms of which 1 ms to minimize.
[2023-03-15 05:37:30] [INFO ] Deduced a trap composed of 20 places in 83 ms of which 1 ms to minimize.
[2023-03-15 05:37:30] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 514 ms
[2023-03-15 05:37:30] [INFO ] After 572ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 21 ms.
[2023-03-15 05:37:30] [INFO ] After 814ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 13 ms.
Support contains 2 out of 156 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 371/371 transitions.
Applied a total of 0 rules in 14 ms. Remains 156 /156 variables (removed 0) and now considering 371/371 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 156/156 places, 371/371 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 371/371 transitions.
Applied a total of 0 rules in 11 ms. Remains 156 /156 variables (removed 0) and now considering 371/371 (removed 0) transitions.
[2023-03-15 05:37:30] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:30] [INFO ] Invariant cache hit.
[2023-03-15 05:37:30] [INFO ] Implicit Places using invariants in 594 ms returned []
[2023-03-15 05:37:30] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:30] [INFO ] Invariant cache hit.
[2023-03-15 05:37:31] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:31] [INFO ] Implicit Places using invariants and state equation in 652 ms returned []
Implicit Place search using SMT with State Equation took 1248 ms to find 0 implicit places.
[2023-03-15 05:37:31] [INFO ] Redundant transitions in 44 ms returned []
[2023-03-15 05:37:31] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:31] [INFO ] Invariant cache hit.
[2023-03-15 05:37:32] [INFO ] Dead Transitions using invariants and state equation in 479 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1792 ms. Remains : 156/156 places, 371/371 transitions.
Incomplete random walk after 100000 steps, including 2 resets, run finished after 265 ms. (steps per millisecond=377 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
[2023-03-15 05:37:32] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:32] [INFO ] Invariant cache hit.
[2023-03-15 05:37:32] [INFO ] [Real]Absence check using 14 positive place invariants in 8 ms returned sat
[2023-03-15 05:37:32] [INFO ] After 151ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-15 05:37:32] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:32] [INFO ] After 23ms SMT Verify possible using 116 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-15 05:37:32] [INFO ] After 59ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:32] [INFO ] After 301ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:32] [INFO ] [Nat]Absence check using 14 positive place invariants in 9 ms returned sat
[2023-03-15 05:37:32] [INFO ] After 142ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:32] [INFO ] After 20ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:32] [INFO ] After 58ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-15 05:37:32] [INFO ] After 286ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished random walk after 6 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=6 )
Incomplete random walk after 10000 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1286538 steps, run timeout after 3001 ms. (steps per millisecond=428 ) properties seen :{}
Probabilistic random walk after 1286538 steps, saw 214520 distinct states, run finished after 3001 ms. (steps per millisecond=428 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-15 05:37:35] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:35] [INFO ] Invariant cache hit.
[2023-03-15 05:37:36] [INFO ] After 63ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:36] [INFO ] [Nat]Absence check using 14 positive place invariants in 8 ms returned sat
[2023-03-15 05:37:36] [INFO ] After 159ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:36] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:36] [INFO ] After 37ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:36] [INFO ] After 68ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 26 ms.
[2023-03-15 05:37:36] [INFO ] After 348ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 1 out of 156 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 371/371 transitions.
Applied a total of 0 rules in 11 ms. Remains 156 /156 variables (removed 0) and now considering 371/371 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11 ms. Remains : 156/156 places, 371/371 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1273296 steps, run timeout after 3001 ms. (steps per millisecond=424 ) properties seen :{}
Probabilistic random walk after 1273296 steps, saw 212322 distinct states, run finished after 3001 ms. (steps per millisecond=424 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-15 05:37:39] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:39] [INFO ] Invariant cache hit.
[2023-03-15 05:37:39] [INFO ] After 65ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:39] [INFO ] [Nat]Absence check using 14 positive place invariants in 7 ms returned sat
[2023-03-15 05:37:39] [INFO ] After 163ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:39] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:39] [INFO ] After 36ms SMT Verify possible using 116 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:39] [INFO ] After 66ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 25 ms.
[2023-03-15 05:37:39] [INFO ] After 343ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 156 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 371/371 transitions.
Applied a total of 0 rules in 10 ms. Remains 156 /156 variables (removed 0) and now considering 371/371 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11 ms. Remains : 156/156 places, 371/371 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 156/156 places, 371/371 transitions.
Applied a total of 0 rules in 9 ms. Remains 156 /156 variables (removed 0) and now considering 371/371 (removed 0) transitions.
[2023-03-15 05:37:39] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:39] [INFO ] Invariant cache hit.
[2023-03-15 05:37:40] [INFO ] Implicit Places using invariants in 325 ms returned []
[2023-03-15 05:37:40] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:40] [INFO ] Invariant cache hit.
[2023-03-15 05:37:40] [INFO ] State equation strengthened by 116 read => feed constraints.
[2023-03-15 05:37:40] [INFO ] Implicit Places using invariants and state equation in 643 ms returned []
Implicit Place search using SMT with State Equation took 997 ms to find 0 implicit places.
[2023-03-15 05:37:40] [INFO ] Redundant transitions in 9 ms returned []
[2023-03-15 05:37:40] [INFO ] Flow matrix only has 311 transitions (discarded 60 similar events)
[2023-03-15 05:37:40] [INFO ] Invariant cache hit.
[2023-03-15 05:37:41] [INFO ] Dead Transitions using invariants and state equation in 509 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1551 ms. Remains : 156/156 places, 371/371 transitions.
Graph (trivial) has 278 edges and 156 vertex of which 99 / 156 are part of one of the 20 SCC in 5 ms
Free SCC test removed 79 places
Drop transitions removed 158 transitions
Ensure Unique test removed 79 transitions
Reduce isomorphic transitions removed 237 transitions.
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 19 Pre rules applied. Total rules applied 1 place count 77 transition count 115
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 0 with 38 rules applied. Total rules applied 39 place count 58 transition count 115
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 0 with 17 rules applied. Total rules applied 56 place count 47 transition count 114
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Graph (trivial) has 26 edges and 47 vertex of which 25 / 47 are part of one of the 5 SCC in 1 ms
Free SCC test removed 20 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 58 place count 27 transition count 113
Reduce places removed 4 places and 0 transitions.
Drop transitions removed 25 transitions
Reduce isomorphic transitions removed 25 transitions.
Graph (complete) has 92 edges and 23 vertex of which 8 are kept as prefixes of interest. Removing 15 places using SCC suffix rule.1 ms
Discarding 15 places :
Also discarding 48 output transitions
Drop transitions removed 48 transitions
Graph (trivial) has 29 edges and 8 vertex of which 4 / 8 are part of one of the 1 SCC in 0 ms
Free SCC test removed 3 places
Iterating post reduction 1 with 31 rules applied. Total rules applied 89 place count 5 transition count 40
Drop transitions removed 24 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 33 transitions.
Iterating post reduction 2 with 33 rules applied. Total rules applied 122 place count 5 transition count 7
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 122 place count 5 transition count 6
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 125 place count 3 transition count 6
Drop transitions removed 1 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 127 place count 3 transition count 4
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 129 place count 2 transition count 3
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 130 place count 2 transition count 2
Applied a total of 130 rules in 19 ms. Remains 2 /156 variables (removed 154) and now considering 2/371 (removed 369) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2 rows 2 cols
[2023-03-15 05:37:41] [INFO ] Computed 1 place invariants in 0 ms
[2023-03-15 05:37:41] [INFO ] After 19ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:37:41] [INFO ] [Nat]Absence check using 1 positive place invariants in 1 ms returned sat
[2023-03-15 05:37:41] [INFO ] After 3ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:37:41] [INFO ] After 8ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-15 05:37:41] [INFO ] After 35ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Graph (trivial) has 278 edges and 156 vertex of which 99 / 156 are part of one of the 20 SCC in 1 ms
Free SCC test removed 79 places
Drop transitions removed 158 transitions
Ensure Unique test removed 79 transitions
Reduce isomorphic transitions removed 237 transitions.
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 19 Pre rules applied. Total rules applied 1 place count 77 transition count 115
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 0 with 38 rules applied. Total rules applied 39 place count 58 transition count 115
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 0 with 14 rules applied. Total rules applied 53 place count 49 transition count 115
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Graph (trivial) has 25 edges and 49 vertex of which 20 / 49 are part of one of the 4 SCC in 1 ms
Free SCC test removed 16 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 55 place count 33 transition count 114
Reduce places removed 3 places and 0 transitions.
Drop transitions removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Graph (trivial) has 53 edges and 30 vertex of which 12 / 30 are part of one of the 4 SCC in 1 ms
Free SCC test removed 8 places
Iterating post reduction 1 with 24 rules applied. Total rules applied 79 place count 22 transition count 94
Drop transitions removed 24 transitions
Ensure Unique test removed 34 transitions
Reduce isomorphic transitions removed 58 transitions.
Iterating post reduction 2 with 58 rules applied. Total rules applied 137 place count 22 transition count 36
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 3 with 3 rules applied. Total rules applied 140 place count 22 transition count 33
Free-agglomeration rule applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 141 place count 22 transition count 32
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 142 place count 21 transition count 32
Free-agglomeration rule (complex) applied 4 times.
Iterating global reduction 4 with 4 rules applied. Total rules applied 146 place count 21 transition count 32
Reduce places removed 4 places and 0 transitions.
Drop transitions removed 4 transitions
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 4 with 16 rules applied. Total rules applied 162 place count 17 transition count 20
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 5 with 4 rules applied. Total rules applied 166 place count 17 transition count 16
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 167 place count 17 transition count 16
Applied a total of 167 rules in 16 ms. Remains 17 /156 variables (removed 139) and now considering 16/371 (removed 355) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 16 rows 17 cols
[2023-03-15 05:37:41] [INFO ] Computed 7 place invariants in 1 ms
[2023-03-15 05:37:41] [INFO ] [Real]Absence check using 7 positive place invariants in 2 ms returned sat
[2023-03-15 05:37:41] [INFO ] After 12ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-15 05:37:41] [INFO ] After 16ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-15 05:37:41] [INFO ] After 51ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 11 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:41] [INFO ] Flatten gal took : 28 ms
[2023-03-15 05:37:41] [INFO ] Flatten gal took : 30 ms
[2023-03-15 05:37:41] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 12 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:41] [INFO ] Flatten gal took : 28 ms
[2023-03-15 05:37:41] [INFO ] Flatten gal took : 29 ms
[2023-03-15 05:37:41] [INFO ] Input system was already deterministic with 690 transitions.
Starting structural reductions in LTL mode, iteration 0 : 480/480 places, 690/690 transitions.
Applied a total of 0 rules in 11 ms. Remains 480 /480 variables (removed 0) and now considering 690/690 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 480/480 places, 690/690 transitions.
[2023-03-15 05:37:41] [INFO ] Flatten gal took : 27 ms
[2023-03-15 05:37:41] [INFO ] Flatten gal took : 29 ms
[2023-03-15 05:37:41] [INFO ] Input system was already deterministic with 690 transitions.
[2023-03-15 05:37:42] [INFO ] Flatten gal took : 62 ms
[2023-03-15 05:37:42] [INFO ] Flatten gal took : 65 ms
[2023-03-15 05:37:42] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 44 ms.
[2023-03-15 05:37:42] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 480 places, 690 transitions and 2120 arcs took 4 ms.
Total runtime 155441 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Peterson-PT-4
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA Peterson-PT-4-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-4-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-4-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-4-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678859878058
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 Peterson-PT-4-CTLFireability-02
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 51 (type SRCH) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type SRCH) for Peterson-PT-4-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/374/CTLFireability-49.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/222 2/32 Peterson-PT-4-CTLFireability-02 213353 m, 42670 m/sec, 977440 t fired, .
48 EF FNDP 3/3565 0/5 Peterson-PT-4-CTLFireability-12 325170 t fired, 1 attempts, .
49 EF STEQ 3/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 38 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
sara: warning, failure of lp_solve (at job 1739)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/222 5/32 Peterson-PT-4-CTLFireability-02 476472 m, 52623 m/sec, 2249459 t fired, .
48 EF FNDP 8/3565 0/5 Peterson-PT-4-CTLFireability-12 833174 t fired, 1 attempts, .
49 EF STEQ 8/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 43 secs. Pages in use: 5
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/222 7/32 Peterson-PT-4-CTLFireability-02 737627 m, 52231 m/sec, 3487710 t fired, .
48 EF FNDP 13/3565 0/5 Peterson-PT-4-CTLFireability-12 1354937 t fired, 2 attempts, .
49 EF STEQ 13/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 48 secs. Pages in use: 7
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/222 9/32 Peterson-PT-4-CTLFireability-02 989588 m, 50392 m/sec, 4699473 t fired, .
48 EF FNDP 18/3565 0/5 Peterson-PT-4-CTLFireability-12 1878412 t fired, 2 attempts, .
49 EF STEQ 18/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 53 secs. Pages in use: 9
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/222 11/32 Peterson-PT-4-CTLFireability-02 1234950 m, 49072 m/sec, 5903509 t fired, .
48 EF FNDP 23/3565 0/5 Peterson-PT-4-CTLFireability-12 2403181 t fired, 3 attempts, .
49 EF STEQ 23/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 58 secs. Pages in use: 11
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/222 13/32 Peterson-PT-4-CTLFireability-02 1487137 m, 50437 m/sec, 7076839 t fired, .
48 EF FNDP 28/3565 0/5 Peterson-PT-4-CTLFireability-12 2926681 t fired, 3 attempts, .
49 EF STEQ 28/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 63 secs. Pages in use: 13
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/222 15/32 Peterson-PT-4-CTLFireability-02 1717733 m, 46119 m/sec, 8242703 t fired, .
48 EF FNDP 33/3565 0/5 Peterson-PT-4-CTLFireability-12 3437979 t fired, 4 attempts, .
49 EF STEQ 33/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 68 secs. Pages in use: 15
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/222 17/32 Peterson-PT-4-CTLFireability-02 1968653 m, 50184 m/sec, 9436603 t fired, .
48 EF FNDP 38/3565 0/5 Peterson-PT-4-CTLFireability-12 3938189 t fired, 4 attempts, .
49 EF STEQ 38/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 73 secs. Pages in use: 17
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/222 19/32 Peterson-PT-4-CTLFireability-02 2211623 m, 48594 m/sec, 10623912 t fired, .
48 EF FNDP 43/3565 0/5 Peterson-PT-4-CTLFireability-12 4434493 t fired, 5 attempts, .
49 EF STEQ 43/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 78 secs. Pages in use: 19
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 49/222 21/32 Peterson-PT-4-CTLFireability-02 2432868 m, 44249 m/sec, 11813193 t fired, .
48 EF FNDP 48/3565 0/5 Peterson-PT-4-CTLFireability-12 4955355 t fired, 5 attempts, .
49 EF STEQ 48/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 83 secs. Pages in use: 21
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 54/222 23/32 Peterson-PT-4-CTLFireability-02 2654471 m, 44320 m/sec, 13007041 t fired, .
48 EF FNDP 53/3565 0/5 Peterson-PT-4-CTLFireability-12 5475976 t fired, 6 attempts, .
49 EF STEQ 53/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 88 secs. Pages in use: 23
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 59/222 24/32 Peterson-PT-4-CTLFireability-02 2860898 m, 41285 m/sec, 14157883 t fired, .
48 EF FNDP 58/3565 0/5 Peterson-PT-4-CTLFireability-12 5996326 t fired, 6 attempts, .
49 EF STEQ 58/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 93 secs. Pages in use: 24
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 64/222 26/32 Peterson-PT-4-CTLFireability-02 3076116 m, 43043 m/sec, 15323523 t fired, .
48 EF FNDP 63/3565 0/5 Peterson-PT-4-CTLFireability-12 6523838 t fired, 7 attempts, .
49 EF STEQ 63/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 98 secs. Pages in use: 26
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 69/222 27/32 Peterson-PT-4-CTLFireability-02 3289914 m, 42759 m/sec, 16484907 t fired, .
48 EF FNDP 68/3565 0/5 Peterson-PT-4-CTLFireability-12 7050287 t fired, 8 attempts, .
49 EF STEQ 68/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 103 secs. Pages in use: 27
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 74/222 29/32 Peterson-PT-4-CTLFireability-02 3486172 m, 39251 m/sec, 17566996 t fired, .
48 EF FNDP 73/3565 0/5 Peterson-PT-4-CTLFireability-12 7570147 t fired, 8 attempts, .
49 EF STEQ 73/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 108 secs. Pages in use: 29
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 79/222 30/32 Peterson-PT-4-CTLFireability-02 3694119 m, 41589 m/sec, 18719181 t fired, .
48 EF FNDP 78/3565 0/5 Peterson-PT-4-CTLFireability-12 8087202 t fired, 9 attempts, .
49 EF STEQ 78/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 113 secs. Pages in use: 30
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 84/222 32/32 Peterson-PT-4-CTLFireability-02 3906780 m, 42532 m/sec, 19882886 t fired, .
48 EF FNDP 83/3565 0/5 Peterson-PT-4-CTLFireability-12 8607028 t fired, 9 attempts, .
49 EF STEQ 83/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 118 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Peterson-PT-4-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 88/3565 0/5 Peterson-PT-4-CTLFireability-12 9118928 t fired, 10 attempts, .
49 EF STEQ 88/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 123 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 Peterson-PT-4-CTLFireability-15
lola: time limit : 231 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/231 4/32 Peterson-PT-4-CTLFireability-15 367169 m, 73433 m/sec, 1352724 t fired, .
48 EF FNDP 93/3565 0/5 Peterson-PT-4-CTLFireability-12 9639423 t fired, 10 attempts, .
49 EF STEQ 93/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 128 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/231 7/32 Peterson-PT-4-CTLFireability-15 711559 m, 68878 m/sec, 2663309 t fired, .
48 EF FNDP 98/3565 0/5 Peterson-PT-4-CTLFireability-12 10158382 t fired, 11 attempts, .
49 EF STEQ 98/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 133 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/231 10/32 Peterson-PT-4-CTLFireability-15 1033933 m, 64474 m/sec, 3910225 t fired, .
48 EF FNDP 103/3565 0/5 Peterson-PT-4-CTLFireability-12 10673754 t fired, 11 attempts, .
49 EF STEQ 103/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 138 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/231 12/32 Peterson-PT-4-CTLFireability-15 1368922 m, 66997 m/sec, 5170493 t fired, .
48 EF FNDP 108/3565 0/5 Peterson-PT-4-CTLFireability-12 11194184 t fired, 12 attempts, .
49 EF STEQ 108/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 143 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/231 15/32 Peterson-PT-4-CTLFireability-15 1671333 m, 60482 m/sec, 6389378 t fired, .
48 EF FNDP 113/3565 0/5 Peterson-PT-4-CTLFireability-12 11715966 t fired, 12 attempts, .
49 EF STEQ 113/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 148 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/231 17/32 Peterson-PT-4-CTLFireability-15 1981432 m, 62019 m/sec, 7538356 t fired, .
48 EF FNDP 118/3565 0/5 Peterson-PT-4-CTLFireability-12 12241203 t fired, 13 attempts, .
49 EF STEQ 118/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 153 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/231 20/32 Peterson-PT-4-CTLFireability-15 2266718 m, 57057 m/sec, 8676043 t fired, .
48 EF FNDP 123/3565 0/5 Peterson-PT-4-CTLFireability-12 12768066 t fired, 13 attempts, .
49 EF STEQ 123/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 158 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/231 22/32 Peterson-PT-4-CTLFireability-15 2553558 m, 57368 m/sec, 9926878 t fired, .
48 EF FNDP 128/3565 0/5 Peterson-PT-4-CTLFireability-12 13285365 t fired, 14 attempts, .
49 EF STEQ 128/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 163 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/231 24/32 Peterson-PT-4-CTLFireability-15 2825153 m, 54319 m/sec, 11152832 t fired, .
48 EF FNDP 133/3565 0/5 Peterson-PT-4-CTLFireability-12 13798231 t fired, 14 attempts, .
49 EF STEQ 133/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 168 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/231 26/32 Peterson-PT-4-CTLFireability-15 3099410 m, 54851 m/sec, 12378904 t fired, .
48 EF FNDP 138/3565 0/5 Peterson-PT-4-CTLFireability-12 14313593 t fired, 15 attempts, .
49 EF STEQ 138/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 173 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 55/231 28/32 Peterson-PT-4-CTLFireability-15 3375425 m, 55203 m/sec, 13607499 t fired, .
48 EF FNDP 143/3565 0/5 Peterson-PT-4-CTLFireability-12 14832134 t fired, 15 attempts, .
49 EF STEQ 143/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 178 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 60/231 30/32 Peterson-PT-4-CTLFireability-15 3637733 m, 52461 m/sec, 14808245 t fired, .
48 EF FNDP 148/3565 0/5 Peterson-PT-4-CTLFireability-12 15351970 t fired, 16 attempts, .
49 EF STEQ 148/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 183 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 65/231 32/32 Peterson-PT-4-CTLFireability-15 3918014 m, 56056 m/sec, 16050072 t fired, .
48 EF FNDP 153/3565 0/5 Peterson-PT-4-CTLFireability-12 15872521 t fired, 16 attempts, .
49 EF STEQ 153/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 188 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for Peterson-PT-4-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 158/3565 0/5 Peterson-PT-4-CTLFireability-12 16387159 t fired, 17 attempts, .
49 EF STEQ 158/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 Peterson-PT-4-CTLFireability-14
lola: time limit : 243 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for Peterson-PT-4-CTLFireability-14
lola: result : true
lola: markings : 184
lola: fired transitions : 257
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 Peterson-PT-4-CTLFireability-13
lola: time limit : 262 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/262 5/32 Peterson-PT-4-CTLFireability-13 467149 m, 93429 m/sec, 1272684 t fired, .
48 EF FNDP 163/3565 0/5 Peterson-PT-4-CTLFireability-12 16902121 t fired, 17 attempts, .
49 EF STEQ 163/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/262 9/32 Peterson-PT-4-CTLFireability-13 906795 m, 87929 m/sec, 2489289 t fired, .
48 EF FNDP 168/3565 0/5 Peterson-PT-4-CTLFireability-12 17421715 t fired, 18 attempts, .
49 EF STEQ 168/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/262 12/32 Peterson-PT-4-CTLFireability-13 1295384 m, 77717 m/sec, 3582212 t fired, .
48 EF FNDP 173/3565 0/5 Peterson-PT-4-CTLFireability-12 17925404 t fired, 18 attempts, .
49 EF STEQ 173/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/262 15/32 Peterson-PT-4-CTLFireability-13 1697291 m, 80381 m/sec, 4768482 t fired, .
48 EF FNDP 178/3565 0/5 Peterson-PT-4-CTLFireability-12 18417920 t fired, 19 attempts, .
49 EF STEQ 178/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/262 18/32 Peterson-PT-4-CTLFireability-13 2099743 m, 80490 m/sec, 5866416 t fired, .
48 EF FNDP 183/3565 0/5 Peterson-PT-4-CTLFireability-12 18936429 t fired, 19 attempts, .
49 EF STEQ 183/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/262 21/32 Peterson-PT-4-CTLFireability-13 2422096 m, 64470 m/sec, 6937292 t fired, .
48 EF FNDP 188/3565 0/5 Peterson-PT-4-CTLFireability-12 19454905 t fired, 20 attempts, .
49 EF STEQ 188/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/262 23/32 Peterson-PT-4-CTLFireability-13 2745758 m, 64732 m/sec, 8044712 t fired, .
48 EF FNDP 193/3565 0/5 Peterson-PT-4-CTLFireability-12 19969625 t fired, 20 attempts, .
49 EF STEQ 193/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/262 26/32 Peterson-PT-4-CTLFireability-13 3070709 m, 64990 m/sec, 9179928 t fired, .
48 EF FNDP 198/3565 0/5 Peterson-PT-4-CTLFireability-12 20482972 t fired, 21 attempts, .
49 EF STEQ 198/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/262 28/32 Peterson-PT-4-CTLFireability-13 3398395 m, 65537 m/sec, 10312643 t fired, .
48 EF FNDP 203/3565 0/5 Peterson-PT-4-CTLFireability-12 20996675 t fired, 21 attempts, .
49 EF STEQ 203/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 50/262 31/32 Peterson-PT-4-CTLFireability-13 3715114 m, 63343 m/sec, 11422150 t fired, .
48 EF FNDP 208/3565 0/5 Peterson-PT-4-CTLFireability-12 21510878 t fired, 22 attempts, .
49 EF STEQ 208/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for Peterson-PT-4-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 213/3565 0/5 Peterson-PT-4-CTLFireability-12 22024902 t fired, 23 attempts, .
49 EF STEQ 213/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 Peterson-PT-4-CTLFireability-11
lola: time limit : 279 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/279 2/32 Peterson-PT-4-CTLFireability-11 215949 m, 43189 m/sec, 1240592 t fired, .
48 EF FNDP 218/3565 0/5 Peterson-PT-4-CTLFireability-12 22542179 t fired, 23 attempts, .
49 EF STEQ 218/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/279 4/32 Peterson-PT-4-CTLFireability-11 420215 m, 40853 m/sec, 2460236 t fired, .
48 EF FNDP 223/3565 0/5 Peterson-PT-4-CTLFireability-12 23059106 t fired, 24 attempts, .
49 EF STEQ 223/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 258 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/279 6/32 Peterson-PT-4-CTLFireability-11 610361 m, 38029 m/sec, 3661723 t fired, .
48 EF FNDP 228/3565 0/5 Peterson-PT-4-CTLFireability-12 23574685 t fired, 24 attempts, .
49 EF STEQ 228/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 263 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/279 8/32 Peterson-PT-4-CTLFireability-11 820069 m, 41941 m/sec, 4858260 t fired, .
48 EF FNDP 233/3565 0/5 Peterson-PT-4-CTLFireability-12 24089244 t fired, 25 attempts, .
49 EF STEQ 233/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 268 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/279 9/32 Peterson-PT-4-CTLFireability-11 1004903 m, 36966 m/sec, 6018906 t fired, .
48 EF FNDP 238/3565 0/5 Peterson-PT-4-CTLFireability-12 24604353 t fired, 25 attempts, .
49 EF STEQ 238/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 273 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/279 11/32 Peterson-PT-4-CTLFireability-11 1203655 m, 39750 m/sec, 7153262 t fired, .
48 EF FNDP 243/3565 0/5 Peterson-PT-4-CTLFireability-12 25123151 t fired, 26 attempts, .
49 EF STEQ 243/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/279 12/32 Peterson-PT-4-CTLFireability-11 1385869 m, 36442 m/sec, 8305254 t fired, .
48 EF FNDP 248/3565 0/5 Peterson-PT-4-CTLFireability-12 25645255 t fired, 26 attempts, .
49 EF STEQ 248/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 283 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/279 14/32 Peterson-PT-4-CTLFireability-11 1579584 m, 38743 m/sec, 9431169 t fired, .
48 EF FNDP 253/3565 0/5 Peterson-PT-4-CTLFireability-12 26164036 t fired, 27 attempts, .
49 EF STEQ 253/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 288 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/279 16/32 Peterson-PT-4-CTLFireability-11 1769146 m, 37912 m/sec, 10542395 t fired, .
48 EF FNDP 258/3565 0/5 Peterson-PT-4-CTLFireability-12 26679105 t fired, 27 attempts, .
49 EF STEQ 258/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 293 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/279 17/32 Peterson-PT-4-CTLFireability-11 1963527 m, 38876 m/sec, 11706683 t fired, .
48 EF FNDP 263/3565 0/5 Peterson-PT-4-CTLFireability-12 27170256 t fired, 28 attempts, .
49 EF STEQ 263/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 298 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/279 19/32 Peterson-PT-4-CTLFireability-11 2146020 m, 36498 m/sec, 12799651 t fired, .
48 EF FNDP 268/3565 0/5 Peterson-PT-4-CTLFireability-12 27685187 t fired, 28 attempts, .
49 EF STEQ 268/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 303 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/279 20/32 Peterson-PT-4-CTLFireability-11 2334245 m, 37645 m/sec, 13930946 t fired, .
48 EF FNDP 273/3565 0/5 Peterson-PT-4-CTLFireability-12 28192100 t fired, 29 attempts, .
49 EF STEQ 273/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 308 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/279 22/32 Peterson-PT-4-CTLFireability-11 2521449 m, 37440 m/sec, 15047464 t fired, .
48 EF FNDP 278/3565 0/5 Peterson-PT-4-CTLFireability-12 28711605 t fired, 29 attempts, .
49 EF STEQ 278/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 313 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/279 23/32 Peterson-PT-4-CTLFireability-11 2707325 m, 37175 m/sec, 16160458 t fired, .
48 EF FNDP 283/3565 0/5 Peterson-PT-4-CTLFireability-12 29231903 t fired, 30 attempts, .
49 EF STEQ 283/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 318 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/279 25/32 Peterson-PT-4-CTLFireability-11 2881449 m, 34824 m/sec, 17261530 t fired, .
48 EF FNDP 288/3565 0/5 Peterson-PT-4-CTLFireability-12 29751950 t fired, 30 attempts, .
49 EF STEQ 288/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 323 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 80/279 26/32 Peterson-PT-4-CTLFireability-11 3061763 m, 36062 m/sec, 18355657 t fired, .
48 EF FNDP 293/3565 0/5 Peterson-PT-4-CTLFireability-12 30274081 t fired, 31 attempts, .
49 EF STEQ 293/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 85/279 28/32 Peterson-PT-4-CTLFireability-11 3245018 m, 36651 m/sec, 19455429 t fired, .
48 EF FNDP 298/3565 0/5 Peterson-PT-4-CTLFireability-12 30800471 t fired, 31 attempts, .
49 EF STEQ 298/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 90/279 29/32 Peterson-PT-4-CTLFireability-11 3431356 m, 37267 m/sec, 20568645 t fired, .
48 EF FNDP 303/3565 0/5 Peterson-PT-4-CTLFireability-12 31324066 t fired, 32 attempts, .
49 EF STEQ 303/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 95/279 31/32 Peterson-PT-4-CTLFireability-11 3618275 m, 37383 m/sec, 21688736 t fired, .
48 EF FNDP 308/3565 0/5 Peterson-PT-4-CTLFireability-12 31845589 t fired, 32 attempts, .
49 EF STEQ 308/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 100/279 32/32 Peterson-PT-4-CTLFireability-11 3804886 m, 37322 m/sec, 22806091 t fired, .
48 EF FNDP 313/3565 0/5 Peterson-PT-4-CTLFireability-12 32369875 t fired, 33 attempts, .
49 EF STEQ 313/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for Peterson-PT-4-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 318/3565 0/5 Peterson-PT-4-CTLFireability-12 32892984 t fired, 33 attempts, .
49 EF STEQ 318/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 Peterson-PT-4-CTLFireability-10
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Peterson-PT-4-CTLFireability-10
lola: result : false
lola: markings : 1084
lola: fired transitions : 1578
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Peterson-PT-4-CTLFireability-09
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/324 5/32 Peterson-PT-4-CTLFireability-09 448791 m, 89758 m/sec, 1215652 t fired, .
48 EF FNDP 323/3565 0/5 Peterson-PT-4-CTLFireability-12 33411087 t fired, 34 attempts, .
49 EF STEQ 323/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/324 8/32 Peterson-PT-4-CTLFireability-09 862099 m, 82661 m/sec, 2398064 t fired, .
48 EF FNDP 328/3565 0/5 Peterson-PT-4-CTLFireability-12 33927126 t fired, 34 attempts, .
49 EF STEQ 328/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/324 12/32 Peterson-PT-4-CTLFireability-09 1293174 m, 86215 m/sec, 3580807 t fired, .
48 EF FNDP 333/3565 0/5 Peterson-PT-4-CTLFireability-12 34446276 t fired, 35 attempts, .
49 EF STEQ 333/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/324 15/32 Peterson-PT-4-CTLFireability-09 1679262 m, 77217 m/sec, 4745595 t fired, .
48 EF FNDP 338/3565 0/5 Peterson-PT-4-CTLFireability-12 34966093 t fired, 35 attempts, .
49 EF STEQ 338/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/324 18/32 Peterson-PT-4-CTLFireability-09 2101866 m, 84520 m/sec, 5876560 t fired, .
48 EF FNDP 343/3565 0/5 Peterson-PT-4-CTLFireability-12 35484018 t fired, 36 attempts, .
49 EF STEQ 343/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/324 21/32 Peterson-PT-4-CTLFireability-09 2450682 m, 69763 m/sec, 7035831 t fired, .
48 EF FNDP 348/3565 0/5 Peterson-PT-4-CTLFireability-12 36001511 t fired, 37 attempts, .
49 EF STEQ 348/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/324 24/32 Peterson-PT-4-CTLFireability-09 2789836 m, 67830 m/sec, 8208101 t fired, .
48 EF FNDP 353/3565 0/5 Peterson-PT-4-CTLFireability-12 36522148 t fired, 37 attempts, .
49 EF STEQ 353/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/324 26/32 Peterson-PT-4-CTLFireability-09 3120339 m, 66100 m/sec, 9352147 t fired, .
48 EF FNDP 358/3565 0/5 Peterson-PT-4-CTLFireability-12 37043541 t fired, 38 attempts, .
49 EF STEQ 358/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/324 29/32 Peterson-PT-4-CTLFireability-09 3446855 m, 65303 m/sec, 10487359 t fired, .
48 EF FNDP 363/3565 0/5 Peterson-PT-4-CTLFireability-12 37570501 t fired, 38 attempts, .
49 EF STEQ 363/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/324 31/32 Peterson-PT-4-CTLFireability-09 3769926 m, 64614 m/sec, 11618659 t fired, .
48 EF FNDP 368/3565 0/5 Peterson-PT-4-CTLFireability-12 38097850 t fired, 39 attempts, .
49 EF STEQ 368/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for Peterson-PT-4-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 373/3565 0/5 Peterson-PT-4-CTLFireability-12 38622672 t fired, 39 attempts, .
49 EF STEQ 373/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 Peterson-PT-4-CTLFireability-08
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/354 3/32 Peterson-PT-4-CTLFireability-08 279972 m, 55994 m/sec, 1310229 t fired, .
48 EF FNDP 378/3565 0/5 Peterson-PT-4-CTLFireability-12 39148556 t fired, 40 attempts, .
49 EF STEQ 378/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 11/354 5/32 Peterson-PT-4-CTLFireability-08 550150 m, 54035 m/sec, 2645902 t fired, .
48 EF FNDP 384/3565 0/5 Peterson-PT-4-CTLFireability-12 39674746 t fired, 40 attempts, .
49 EF STEQ 384/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 419 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 16/354 8/32 Peterson-PT-4-CTLFireability-08 827995 m, 55569 m/sec, 3964362 t fired, .
48 EF FNDP 389/3565 0/5 Peterson-PT-4-CTLFireability-12 40199608 t fired, 41 attempts, .
49 EF STEQ 389/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 424 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 21/354 10/32 Peterson-PT-4-CTLFireability-08 1092418 m, 52884 m/sec, 5250114 t fired, .
48 EF FNDP 394/3565 0/5 Peterson-PT-4-CTLFireability-12 40718240 t fired, 41 attempts, .
49 EF STEQ 394/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 429 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 26/354 12/32 Peterson-PT-4-CTLFireability-08 1359510 m, 53418 m/sec, 6527505 t fired, .
48 EF FNDP 399/3565 0/5 Peterson-PT-4-CTLFireability-12 41238875 t fired, 42 attempts, .
49 EF STEQ 399/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 434 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 31/354 15/32 Peterson-PT-4-CTLFireability-08 1621903 m, 52478 m/sec, 7790862 t fired, .
48 EF FNDP 404/3565 0/5 Peterson-PT-4-CTLFireability-12 41755006 t fired, 42 attempts, .
49 EF STEQ 404/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 439 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 36/354 17/32 Peterson-PT-4-CTLFireability-08 1871737 m, 49966 m/sec, 9042900 t fired, .
48 EF FNDP 409/3565 0/5 Peterson-PT-4-CTLFireability-12 42270344 t fired, 43 attempts, .
49 EF STEQ 409/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 444 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 41/354 19/32 Peterson-PT-4-CTLFireability-08 2126156 m, 50883 m/sec, 10279215 t fired, .
48 EF FNDP 414/3565 0/5 Peterson-PT-4-CTLFireability-12 42786386 t fired, 43 attempts, .
49 EF STEQ 414/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 449 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 46/354 21/32 Peterson-PT-4-CTLFireability-08 2375672 m, 49903 m/sec, 11498923 t fired, .
48 EF FNDP 419/3565 0/5 Peterson-PT-4-CTLFireability-12 43301713 t fired, 44 attempts, .
49 EF STEQ 419/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 454 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 51/354 22/32 Peterson-PT-4-CTLFireability-08 2608463 m, 46558 m/sec, 12751950 t fired, .
48 EF FNDP 424/3565 0/5 Peterson-PT-4-CTLFireability-12 43817048 t fired, 44 attempts, .
49 EF STEQ 424/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 459 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 56/354 24/32 Peterson-PT-4-CTLFireability-08 2839030 m, 46113 m/sec, 14003273 t fired, .
48 EF FNDP 429/3565 0/5 Peterson-PT-4-CTLFireability-12 44333073 t fired, 45 attempts, .
49 EF STEQ 429/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 464 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 61/354 26/32 Peterson-PT-4-CTLFireability-08 3052598 m, 42713 m/sec, 15214408 t fired, .
48 EF FNDP 434/3565 0/5 Peterson-PT-4-CTLFireability-12 44848051 t fired, 45 attempts, .
49 EF STEQ 434/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 469 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 66/354 28/32 Peterson-PT-4-CTLFireability-08 3284200 m, 46320 m/sec, 16456446 t fired, .
48 EF FNDP 439/3565 0/5 Peterson-PT-4-CTLFireability-12 45365987 t fired, 46 attempts, .
49 EF STEQ 439/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 474 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 71/354 29/32 Peterson-PT-4-CTLFireability-08 3510523 m, 45264 m/sec, 17682927 t fired, .
48 EF FNDP 444/3565 0/5 Peterson-PT-4-CTLFireability-12 45885527 t fired, 46 attempts, .
49 EF STEQ 444/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 479 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 76/354 31/32 Peterson-PT-4-CTLFireability-08 3719874 m, 41870 m/sec, 18863149 t fired, .
48 EF FNDP 449/3565 0/5 Peterson-PT-4-CTLFireability-12 46398764 t fired, 47 attempts, .
49 EF STEQ 449/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 484 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 81/354 32/32 Peterson-PT-4-CTLFireability-08 3939652 m, 43955 m/sec, 20042964 t fired, .
48 EF FNDP 454/3565 0/5 Peterson-PT-4-CTLFireability-12 46910018 t fired, 47 attempts, .
49 EF STEQ 454/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 489 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for Peterson-PT-4-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 459/3565 0/5 Peterson-PT-4-CTLFireability-12 47423969 t fired, 48 attempts, .
49 EF STEQ 459/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 494 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 Peterson-PT-4-CTLFireability-07
lola: time limit : 388 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/388 2/32 Peterson-PT-4-CTLFireability-07 214011 m, 42802 m/sec, 1287334 t fired, .
48 EF FNDP 464/3565 0/5 Peterson-PT-4-CTLFireability-12 47943757 t fired, 48 attempts, .
49 EF STEQ 464/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 499 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/388 4/32 Peterson-PT-4-CTLFireability-07 423730 m, 41943 m/sec, 2606246 t fired, .
48 EF FNDP 469/3565 0/5 Peterson-PT-4-CTLFireability-12 48460815 t fired, 49 attempts, .
49 EF STEQ 469/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 504 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/388 6/32 Peterson-PT-4-CTLFireability-07 616340 m, 38522 m/sec, 3888695 t fired, .
48 EF FNDP 474/3565 0/5 Peterson-PT-4-CTLFireability-12 48981823 t fired, 49 attempts, .
49 EF STEQ 474/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 509 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/388 8/32 Peterson-PT-4-CTLFireability-07 828895 m, 42511 m/sec, 5173755 t fired, .
48 EF FNDP 479/3565 0/5 Peterson-PT-4-CTLFireability-12 49498779 t fired, 50 attempts, .
49 EF STEQ 479/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 514 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/388 10/32 Peterson-PT-4-CTLFireability-07 1031425 m, 40506 m/sec, 6443702 t fired, .
48 EF FNDP 484/3565 0/5 Peterson-PT-4-CTLFireability-12 50017696 t fired, 51 attempts, .
49 EF STEQ 484/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 519 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/388 11/32 Peterson-PT-4-CTLFireability-07 1217693 m, 37253 m/sec, 7683375 t fired, .
48 EF FNDP 489/3565 0/5 Peterson-PT-4-CTLFireability-12 50534714 t fired, 51 attempts, .
49 EF STEQ 489/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 524 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/388 13/32 Peterson-PT-4-CTLFireability-07 1425556 m, 41572 m/sec, 8924322 t fired, .
48 EF FNDP 494/3565 0/5 Peterson-PT-4-CTLFireability-12 51050226 t fired, 52 attempts, .
49 EF STEQ 494/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 529 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/388 14/32 Peterson-PT-4-CTLFireability-07 1617913 m, 38471 m/sec, 10149124 t fired, .
48 EF FNDP 499/3565 0/5 Peterson-PT-4-CTLFireability-12 51566649 t fired, 52 attempts, .
49 EF STEQ 499/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 534 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/388 16/32 Peterson-PT-4-CTLFireability-07 1813007 m, 39018 m/sec, 11379412 t fired, .
48 EF FNDP 504/3565 0/5 Peterson-PT-4-CTLFireability-12 52082424 t fired, 53 attempts, .
49 EF STEQ 504/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 539 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/388 18/32 Peterson-PT-4-CTLFireability-07 2005648 m, 38528 m/sec, 12594335 t fired, .
48 EF FNDP 509/3565 0/5 Peterson-PT-4-CTLFireability-12 52594850 t fired, 53 attempts, .
49 EF STEQ 509/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 544 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 55/388 19/32 Peterson-PT-4-CTLFireability-07 2197286 m, 38327 m/sec, 13804734 t fired, .
48 EF FNDP 514/3565 0/5 Peterson-PT-4-CTLFireability-12 53108862 t fired, 54 attempts, .
49 EF STEQ 514/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 549 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 60/388 21/32 Peterson-PT-4-CTLFireability-07 2385115 m, 37565 m/sec, 14976356 t fired, .
48 EF FNDP 519/3565 0/5 Peterson-PT-4-CTLFireability-12 53622317 t fired, 54 attempts, .
49 EF STEQ 519/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 554 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 65/388 22/32 Peterson-PT-4-CTLFireability-07 2569510 m, 36879 m/sec, 16154728 t fired, .
48 EF FNDP 524/3565 0/5 Peterson-PT-4-CTLFireability-12 54143185 t fired, 55 attempts, .
49 EF STEQ 524/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 559 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 70/388 24/32 Peterson-PT-4-CTLFireability-07 2758984 m, 37894 m/sec, 17344655 t fired, .
48 EF FNDP 529/3565 0/5 Peterson-PT-4-CTLFireability-12 54666840 t fired, 55 attempts, .
49 EF STEQ 529/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 564 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 75/388 25/32 Peterson-PT-4-CTLFireability-07 2941543 m, 36511 m/sec, 18502823 t fired, .
48 EF FNDP 534/3565 0/5 Peterson-PT-4-CTLFireability-12 55190213 t fired, 56 attempts, .
49 EF STEQ 534/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 569 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 80/388 27/32 Peterson-PT-4-CTLFireability-07 3128539 m, 37399 m/sec, 19683546 t fired, .
48 EF FNDP 539/3565 0/5 Peterson-PT-4-CTLFireability-12 55710320 t fired, 56 attempts, .
49 EF STEQ 539/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 574 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 85/388 28/32 Peterson-PT-4-CTLFireability-07 3317522 m, 37796 m/sec, 20868448 t fired, .
48 EF FNDP 544/3565 0/5 Peterson-PT-4-CTLFireability-12 56225953 t fired, 57 attempts, .
49 EF STEQ 544/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 579 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 90/388 30/32 Peterson-PT-4-CTLFireability-07 3488660 m, 34227 m/sec, 22019407 t fired, .
48 EF FNDP 549/3565 0/5 Peterson-PT-4-CTLFireability-12 56742282 t fired, 57 attempts, .
49 EF STEQ 549/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 584 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 95/388 31/32 Peterson-PT-4-CTLFireability-07 3682644 m, 38796 m/sec, 23173603 t fired, .
48 EF FNDP 554/3565 0/5 Peterson-PT-4-CTLFireability-12 57261135 t fired, 58 attempts, .
49 EF STEQ 554/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 589 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for Peterson-PT-4-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 559/3565 0/5 Peterson-PT-4-CTLFireability-12 57782632 t fired, 58 attempts, .
49 EF STEQ 559/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 594 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 Peterson-PT-4-CTLFireability-06
lola: time limit : 429 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/429 2/32 Peterson-PT-4-CTLFireability-06 146226 m, 29245 m/sec, 1050470 t fired, .
48 EF FNDP 564/3565 0/5 Peterson-PT-4-CTLFireability-12 58303809 t fired, 59 attempts, .
49 EF STEQ 564/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 599 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/429 3/32 Peterson-PT-4-CTLFireability-06 291369 m, 29028 m/sec, 2188910 t fired, .
48 EF FNDP 569/3565 0/5 Peterson-PT-4-CTLFireability-12 58824002 t fired, 59 attempts, .
49 EF STEQ 569/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 604 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/429 4/32 Peterson-PT-4-CTLFireability-06 433797 m, 28485 m/sec, 3318409 t fired, .
48 EF FNDP 574/3565 0/5 Peterson-PT-4-CTLFireability-12 59341540 t fired, 60 attempts, .
49 EF STEQ 574/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 609 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/429 6/32 Peterson-PT-4-CTLFireability-06 573154 m, 27871 m/sec, 4423228 t fired, .
48 EF FNDP 579/3565 0/5 Peterson-PT-4-CTLFireability-12 59858313 t fired, 60 attempts, .
49 EF STEQ 579/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 614 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/429 7/32 Peterson-PT-4-CTLFireability-06 721452 m, 29659 m/sec, 5524844 t fired, .
48 EF FNDP 584/3565 0/5 Peterson-PT-4-CTLFireability-12 60382118 t fired, 61 attempts, .
49 EF STEQ 584/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 619 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/429 8/32 Peterson-PT-4-CTLFireability-06 843995 m, 24508 m/sec, 6568807 t fired, .
48 EF FNDP 589/3565 0/5 Peterson-PT-4-CTLFireability-12 60907225 t fired, 61 attempts, .
49 EF STEQ 589/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 624 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/429 9/32 Peterson-PT-4-CTLFireability-06 983682 m, 27937 m/sec, 7658371 t fired, .
48 EF FNDP 594/3565 0/5 Peterson-PT-4-CTLFireability-12 61429147 t fired, 62 attempts, .
49 EF STEQ 594/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 629 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/429 10/32 Peterson-PT-4-CTLFireability-06 1122152 m, 27694 m/sec, 8737901 t fired, .
48 EF FNDP 599/3565 0/5 Peterson-PT-4-CTLFireability-12 61951128 t fired, 62 attempts, .
49 EF STEQ 599/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 634 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/429 11/32 Peterson-PT-4-CTLFireability-06 1265813 m, 28732 m/sec, 9807521 t fired, .
48 EF FNDP 604/3565 0/5 Peterson-PT-4-CTLFireability-12 62472589 t fired, 63 attempts, .
49 EF STEQ 604/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 639 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/429 12/32 Peterson-PT-4-CTLFireability-06 1387748 m, 24387 m/sec, 10890038 t fired, .
48 EF FNDP 609/3565 0/5 Peterson-PT-4-CTLFireability-12 62994727 t fired, 63 attempts, .
49 EF STEQ 609/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 644 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/429 14/32 Peterson-PT-4-CTLFireability-06 1531345 m, 28719 m/sec, 11953010 t fired, .
48 EF FNDP 614/3565 0/5 Peterson-PT-4-CTLFireability-12 63519970 t fired, 64 attempts, .
49 EF STEQ 614/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 649 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/429 15/32 Peterson-PT-4-CTLFireability-06 1667295 m, 27190 m/sec, 13004457 t fired, .
48 EF FNDP 619/3565 0/5 Peterson-PT-4-CTLFireability-12 64045438 t fired, 65 attempts, .
49 EF STEQ 619/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 654 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/429 16/32 Peterson-PT-4-CTLFireability-06 1800517 m, 26644 m/sec, 14056564 t fired, .
48 EF FNDP 624/3565 0/5 Peterson-PT-4-CTLFireability-12 64571005 t fired, 65 attempts, .
49 EF STEQ 624/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 659 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/429 17/32 Peterson-PT-4-CTLFireability-06 1940213 m, 27939 m/sec, 15108074 t fired, .
48 EF FNDP 629/3565 0/5 Peterson-PT-4-CTLFireability-12 65086168 t fired, 66 attempts, .
49 EF STEQ 629/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 664 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 75/429 18/32 Peterson-PT-4-CTLFireability-06 2067837 m, 25524 m/sec, 16172512 t fired, .
48 EF FNDP 634/3565 0/5 Peterson-PT-4-CTLFireability-12 65604560 t fired, 66 attempts, .
49 EF STEQ 634/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 669 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 80/429 19/32 Peterson-PT-4-CTLFireability-06 2198805 m, 26193 m/sec, 17216206 t fired, .
48 EF FNDP 639/3565 0/5 Peterson-PT-4-CTLFireability-12 66121984 t fired, 67 attempts, .
49 EF STEQ 639/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 674 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 85/429 20/32 Peterson-PT-4-CTLFireability-06 2338488 m, 27936 m/sec, 18254692 t fired, .
48 EF FNDP 644/3565 0/5 Peterson-PT-4-CTLFireability-12 66640396 t fired, 67 attempts, .
49 EF STEQ 644/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 679 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 90/429 21/32 Peterson-PT-4-CTLFireability-06 2467564 m, 25815 m/sec, 19277007 t fired, .
48 EF FNDP 649/3565 0/5 Peterson-PT-4-CTLFireability-12 67157788 t fired, 68 attempts, .
49 EF STEQ 649/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 684 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 95/429 22/32 Peterson-PT-4-CTLFireability-06 2595283 m, 25543 m/sec, 20291711 t fired, .
48 EF FNDP 654/3565 0/5 Peterson-PT-4-CTLFireability-12 67672546 t fired, 68 attempts, .
49 EF STEQ 654/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 689 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 100/429 24/32 Peterson-PT-4-CTLFireability-06 2725142 m, 25971 m/sec, 21309912 t fired, .
48 EF FNDP 659/3565 0/5 Peterson-PT-4-CTLFireability-12 68188930 t fired, 69 attempts, .
49 EF STEQ 659/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 694 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 105/429 24/32 Peterson-PT-4-CTLFireability-06 2846612 m, 24294 m/sec, 22334272 t fired, .
48 EF FNDP 664/3565 0/5 Peterson-PT-4-CTLFireability-12 68708223 t fired, 69 attempts, .
49 EF STEQ 664/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 699 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 110/429 26/32 Peterson-PT-4-CTLFireability-06 2985950 m, 27867 m/sec, 23351113 t fired, .
48 EF FNDP 669/3565 0/5 Peterson-PT-4-CTLFireability-12 69225718 t fired, 70 attempts, .
49 EF STEQ 669/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 704 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 115/429 27/32 Peterson-PT-4-CTLFireability-06 3113437 m, 25497 m/sec, 24358755 t fired, .
48 EF FNDP 674/3565 0/5 Peterson-PT-4-CTLFireability-12 69740181 t fired, 70 attempts, .
49 EF STEQ 674/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 709 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 120/429 28/32 Peterson-PT-4-CTLFireability-06 3241460 m, 25604 m/sec, 25360280 t fired, .
48 EF FNDP 679/3565 0/5 Peterson-PT-4-CTLFireability-12 70255081 t fired, 71 attempts, .
49 EF STEQ 679/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 714 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 125/429 29/32 Peterson-PT-4-CTLFireability-06 3375069 m, 26721 m/sec, 26362042 t fired, .
48 EF FNDP 684/3565 0/5 Peterson-PT-4-CTLFireability-12 70770138 t fired, 71 attempts, .
49 EF STEQ 684/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 719 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 130/429 30/32 Peterson-PT-4-CTLFireability-06 3488755 m, 22737 m/sec, 27374352 t fired, .
48 EF FNDP 689/3565 0/5 Peterson-PT-4-CTLFireability-12 71285851 t fired, 72 attempts, .
49 EF STEQ 689/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 724 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 135/429 31/32 Peterson-PT-4-CTLFireability-06 3630295 m, 28308 m/sec, 28374720 t fired, .
48 EF FNDP 694/3565 0/5 Peterson-PT-4-CTLFireability-12 71802199 t fired, 72 attempts, .
49 EF STEQ 694/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 729 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 140/429 32/32 Peterson-PT-4-CTLFireability-06 3749708 m, 23882 m/sec, 29359372 t fired, .
48 EF FNDP 699/3565 0/5 Peterson-PT-4-CTLFireability-12 72318147 t fired, 73 attempts, .
49 EF STEQ 699/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 734 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for Peterson-PT-4-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 704/3565 0/5 Peterson-PT-4-CTLFireability-12 72833058 t fired, 73 attempts, .
49 EF STEQ 704/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 739 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 Peterson-PT-4-CTLFireability-03
lola: time limit : 476 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/476 2/32 Peterson-PT-4-CTLFireability-03 200574 m, 40114 m/sec, 1297996 t fired, .
48 EF FNDP 709/3565 0/5 Peterson-PT-4-CTLFireability-12 73340348 t fired, 74 attempts, .
49 EF STEQ 709/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 744 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/476 4/32 Peterson-PT-4-CTLFireability-03 390616 m, 38008 m/sec, 2587310 t fired, .
48 EF FNDP 714/3565 0/5 Peterson-PT-4-CTLFireability-12 73849950 t fired, 74 attempts, .
49 EF STEQ 714/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 749 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/476 6/32 Peterson-PT-4-CTLFireability-03 578779 m, 37632 m/sec, 3849551 t fired, .
48 EF FNDP 719/3565 0/5 Peterson-PT-4-CTLFireability-12 74363991 t fired, 75 attempts, .
49 EF STEQ 719/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 754 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/476 7/32 Peterson-PT-4-CTLFireability-03 756375 m, 35519 m/sec, 5099335 t fired, .
48 EF FNDP 724/3565 0/5 Peterson-PT-4-CTLFireability-12 74875220 t fired, 75 attempts, .
49 EF STEQ 724/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 759 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/476 9/32 Peterson-PT-4-CTLFireability-03 942414 m, 37207 m/sec, 6312514 t fired, .
48 EF FNDP 729/3565 0/5 Peterson-PT-4-CTLFireability-12 75386849 t fired, 76 attempts, .
49 EF STEQ 729/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 764 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/476 10/32 Peterson-PT-4-CTLFireability-03 1114128 m, 34342 m/sec, 7529642 t fired, .
48 EF FNDP 734/3565 0/5 Peterson-PT-4-CTLFireability-12 75898304 t fired, 76 attempts, .
49 EF STEQ 734/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 769 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/476 12/32 Peterson-PT-4-CTLFireability-03 1288346 m, 34843 m/sec, 8721479 t fired, .
48 EF FNDP 739/3565 0/5 Peterson-PT-4-CTLFireability-12 76389778 t fired, 77 attempts, .
49 EF STEQ 739/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 774 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/476 13/32 Peterson-PT-4-CTLFireability-03 1467790 m, 35888 m/sec, 9927422 t fired, .
48 EF FNDP 744/3565 0/5 Peterson-PT-4-CTLFireability-12 76907285 t fired, 77 attempts, .
49 EF STEQ 744/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 779 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/476 15/32 Peterson-PT-4-CTLFireability-03 1641975 m, 34837 m/sec, 11116232 t fired, .
48 EF FNDP 749/3565 0/5 Peterson-PT-4-CTLFireability-12 77425647 t fired, 78 attempts, .
49 EF STEQ 749/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 784 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/476 16/32 Peterson-PT-4-CTLFireability-03 1817950 m, 35195 m/sec, 12302762 t fired, .
48 EF FNDP 754/3565 0/5 Peterson-PT-4-CTLFireability-12 77945238 t fired, 78 attempts, .
49 EF STEQ 754/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 789 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/476 17/32 Peterson-PT-4-CTLFireability-03 1992361 m, 34882 m/sec, 13481746 t fired, .
48 EF FNDP 759/3565 0/5 Peterson-PT-4-CTLFireability-12 78464207 t fired, 79 attempts, .
49 EF STEQ 759/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 794 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/476 19/32 Peterson-PT-4-CTLFireability-03 2164061 m, 34340 m/sec, 14666517 t fired, .
48 EF FNDP 764/3565 0/5 Peterson-PT-4-CTLFireability-12 78983217 t fired, 79 attempts, .
49 EF STEQ 764/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 799 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/476 20/32 Peterson-PT-4-CTLFireability-03 2326895 m, 32566 m/sec, 15830831 t fired, .
48 EF FNDP 769/3565 0/5 Peterson-PT-4-CTLFireability-12 79498037 t fired, 80 attempts, .
49 EF STEQ 769/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 804 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/476 22/32 Peterson-PT-4-CTLFireability-03 2491721 m, 32965 m/sec, 16971448 t fired, .
48 EF FNDP 774/3565 0/5 Peterson-PT-4-CTLFireability-12 80013455 t fired, 81 attempts, .
49 EF STEQ 774/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 809 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/476 23/32 Peterson-PT-4-CTLFireability-03 2667965 m, 35248 m/sec, 18109968 t fired, .
48 EF FNDP 779/3565 0/5 Peterson-PT-4-CTLFireability-12 80530499 t fired, 81 attempts, .
49 EF STEQ 779/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 814 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/476 24/32 Peterson-PT-4-CTLFireability-03 2821733 m, 30753 m/sec, 19269552 t fired, .
48 EF FNDP 784/3565 0/5 Peterson-PT-4-CTLFireability-12 81048231 t fired, 82 attempts, .
49 EF STEQ 784/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 819 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/476 26/32 Peterson-PT-4-CTLFireability-03 3000669 m, 35787 m/sec, 20436070 t fired, .
48 EF FNDP 789/3565 0/5 Peterson-PT-4-CTLFireability-12 81569921 t fired, 82 attempts, .
49 EF STEQ 789/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 824 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/476 27/32 Peterson-PT-4-CTLFireability-03 3163788 m, 32623 m/sec, 21562829 t fired, .
48 EF FNDP 794/3565 0/5 Peterson-PT-4-CTLFireability-12 82089891 t fired, 83 attempts, .
49 EF STEQ 794/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 829 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/476 28/32 Peterson-PT-4-CTLFireability-03 3341214 m, 35485 m/sec, 22693271 t fired, .
48 EF FNDP 799/3565 0/5 Peterson-PT-4-CTLFireability-12 82594034 t fired, 83 attempts, .
49 EF STEQ 799/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 834 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/476 30/32 Peterson-PT-4-CTLFireability-03 3505542 m, 32865 m/sec, 23808958 t fired, .
48 EF FNDP 804/3565 0/5 Peterson-PT-4-CTLFireability-12 83106296 t fired, 84 attempts, .
49 EF STEQ 804/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 839 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 105/476 31/32 Peterson-PT-4-CTLFireability-03 3663795 m, 31650 m/sec, 24927128 t fired, .
48 EF FNDP 809/3565 0/5 Peterson-PT-4-CTLFireability-12 83626482 t fired, 84 attempts, .
49 EF STEQ 809/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 844 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 110/476 32/32 Peterson-PT-4-CTLFireability-03 3816700 m, 30581 m/sec, 26039933 t fired, .
48 EF FNDP 814/3565 0/5 Peterson-PT-4-CTLFireability-12 84146226 t fired, 85 attempts, .
49 EF STEQ 814/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 849 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for Peterson-PT-4-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 819/3565 0/5 Peterson-PT-4-CTLFireability-12 84663445 t fired, 85 attempts, .
49 EF STEQ 819/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 854 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 Peterson-PT-4-CTLFireability-01
lola: time limit : 549 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Peterson-PT-4-CTLFireability-01
lola: result : false
lola: markings : 2458
lola: fired transitions : 6784
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Peterson-PT-4-CTLFireability-00
lola: time limit : 686 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/686 3/32 Peterson-PT-4-CTLFireability-00 328736 m, 65747 m/sec, 1235648 t fired, .
48 EF FNDP 824/3565 0/5 Peterson-PT-4-CTLFireability-12 85158461 t fired, 86 attempts, .
49 EF STEQ 824/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 859 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/686 6/32 Peterson-PT-4-CTLFireability-00 649656 m, 64184 m/sec, 2437826 t fired, .
48 EF FNDP 829/3565 0/5 Peterson-PT-4-CTLFireability-12 85647950 t fired, 86 attempts, .
49 EF STEQ 829/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 864 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/686 9/32 Peterson-PT-4-CTLFireability-00 961279 m, 62324 m/sec, 3608925 t fired, .
48 EF FNDP 834/3565 0/5 Peterson-PT-4-CTLFireability-12 86139752 t fired, 87 attempts, .
49 EF STEQ 834/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 869 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/686 12/32 Peterson-PT-4-CTLFireability-00 1280524 m, 63849 m/sec, 4836083 t fired, .
48 EF FNDP 839/3565 0/5 Peterson-PT-4-CTLFireability-12 86661840 t fired, 87 attempts, .
49 EF STEQ 839/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 874 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/686 14/32 Peterson-PT-4-CTLFireability-00 1592382 m, 62371 m/sec, 6051501 t fired, .
48 EF FNDP 844/3565 0/5 Peterson-PT-4-CTLFireability-12 87188661 t fired, 88 attempts, .
49 EF STEQ 844/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 879 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/686 17/32 Peterson-PT-4-CTLFireability-00 1908903 m, 63304 m/sec, 7264055 t fired, .
48 EF FNDP 849/3565 0/5 Peterson-PT-4-CTLFireability-12 87715931 t fired, 88 attempts, .
49 EF STEQ 849/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 884 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/686 19/32 Peterson-PT-4-CTLFireability-00 2208577 m, 59934 m/sec, 8436132 t fired, .
48 EF FNDP 854/3565 0/5 Peterson-PT-4-CTLFireability-12 88239651 t fired, 89 attempts, .
49 EF STEQ 854/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 889 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/686 21/32 Peterson-PT-4-CTLFireability-00 2486437 m, 55572 m/sec, 9648117 t fired, .
48 EF FNDP 859/3565 0/5 Peterson-PT-4-CTLFireability-12 88761485 t fired, 89 attempts, .
49 EF STEQ 859/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 894 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/686 23/32 Peterson-PT-4-CTLFireability-00 2758553 m, 54423 m/sec, 10863144 t fired, .
48 EF FNDP 864/3565 0/5 Peterson-PT-4-CTLFireability-12 89281654 t fired, 90 attempts, .
49 EF STEQ 864/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 899 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/686 25/32 Peterson-PT-4-CTLFireability-00 3021139 m, 52517 m/sec, 12045240 t fired, .
48 EF FNDP 869/3565 0/5 Peterson-PT-4-CTLFireability-12 89802301 t fired, 90 attempts, .
49 EF STEQ 869/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 904 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/686 27/32 Peterson-PT-4-CTLFireability-00 3293266 m, 54425 m/sec, 13244031 t fired, .
48 EF FNDP 874/3565 0/5 Peterson-PT-4-CTLFireability-12 90321056 t fired, 91 attempts, .
49 EF STEQ 874/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 909 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/686 29/32 Peterson-PT-4-CTLFireability-00 3536353 m, 48617 m/sec, 14372892 t fired, .
48 EF FNDP 879/3565 0/5 Peterson-PT-4-CTLFireability-12 90838157 t fired, 91 attempts, .
49 EF STEQ 879/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 914 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/686 31/32 Peterson-PT-4-CTLFireability-00 3808856 m, 54500 m/sec, 15562796 t fired, .
48 EF FNDP 884/3565 0/5 Peterson-PT-4-CTLFireability-12 91360324 t fired, 92 attempts, .
49 EF STEQ 884/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 919 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Peterson-PT-4-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 1 2 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 889/3565 0/5 Peterson-PT-4-CTLFireability-12 91884462 t fired, 92 attempts, .
49 EF STEQ 889/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
Time elapsed: 924 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 36 Peterson-PT-4-CTLFireability-12
lola: time limit : 892 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 0 3 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 894/3565 0/5 Peterson-PT-4-CTLFireability-12 92407979 t fired, 93 attempts, .
49 EF STEQ 894/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
50 EF EXCL 5/892 2/32 Peterson-PT-4-CTLFireability-12 287912 m, 57582 m/sec, 1064962 t fired, .
Time elapsed: 929 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 0 3 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 899/3565 0/5 Peterson-PT-4-CTLFireability-12 92933105 t fired, 93 attempts, .
49 EF STEQ 899/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
50 EF EXCL 10/892 3/32 Peterson-PT-4-CTLFireability-12 589265 m, 60270 m/sec, 2166239 t fired, .
Time elapsed: 934 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-12: EF 0 0 3 0 2 0 0 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 904/3565 0/5 Peterson-PT-4-CTLFireability-12 93453801 t fired, 94 attempts, .
49 EF STEQ 904/3565 0/5 Peterson-PT-4-CTLFireability-12 sara is running.
50 EF EXCL 15/892 4/32 Peterson-PT-4-CTLFireability-12 878054 m, 57757 m/sec, 3223516 t fired, .
Time elapsed: 939 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 50 (type EXCL) for Peterson-PT-4-CTLFireability-12
lola: result : true
lola: markings : 1036650
lola: fired transitions : 3798883
lola: time used : 18.000000
lola: memory pages used : 5
lola: CANCELED task # 48 (type FNDP) for Peterson-PT-4-CTLFireability-12 (obsolete)
lola: CANCELED task # 49 (type EQUN) for Peterson-PT-4-CTLFireability-12 (obsolete)
lola: LAUNCH task # 13 (type EXCL) for 12 Peterson-PT-4-CTLFireability-04
lola: time limit : 1329 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type FNDP) for Peterson-PT-4-CTLFireability-12
lola: result : unknown
lola: fired transitions : 93740451
lola: tried executions : 95
lola: time used : 907.000000
lola: memory pages used : 0
lola: FINISHED task # 49 (type EQUN) for Peterson-PT-4-CTLFireability-12
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 2/1329 1/32 Peterson-PT-4-CTLFireability-04 179156 m, 35831 m/sec, 1174850 t fired, .
Time elapsed: 944 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 7/1329 3/32 Peterson-PT-4-CTLFireability-04 565275 m, 77223 m/sec, 3707317 t fired, .
Time elapsed: 949 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 12/1329 5/32 Peterson-PT-4-CTLFireability-04 931231 m, 73191 m/sec, 6116161 t fired, .
Time elapsed: 954 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 17/1329 7/32 Peterson-PT-4-CTLFireability-04 1305120 m, 74777 m/sec, 8561014 t fired, .
Time elapsed: 959 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 22/1329 9/32 Peterson-PT-4-CTLFireability-04 1673498 m, 73675 m/sec, 10977420 t fired, .
Time elapsed: 964 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 27/1329 10/32 Peterson-PT-4-CTLFireability-04 2031497 m, 71599 m/sec, 13322386 t fired, .
Time elapsed: 969 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 32/1329 12/32 Peterson-PT-4-CTLFireability-04 2391822 m, 72065 m/sec, 15658913 t fired, .
Time elapsed: 974 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 37/1329 14/32 Peterson-PT-4-CTLFireability-04 2750884 m, 71812 m/sec, 18013334 t fired, .
Time elapsed: 979 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 42/1329 16/32 Peterson-PT-4-CTLFireability-04 3093284 m, 68480 m/sec, 20255575 t fired, .
Time elapsed: 984 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 47/1329 17/32 Peterson-PT-4-CTLFireability-04 3437630 m, 68869 m/sec, 22489126 t fired, .
Time elapsed: 989 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 52/1329 19/32 Peterson-PT-4-CTLFireability-04 3789454 m, 70364 m/sec, 24757962 t fired, .
Time elapsed: 994 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 57/1329 21/32 Peterson-PT-4-CTLFireability-04 4128862 m, 67881 m/sec, 26992013 t fired, .
Time elapsed: 999 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 62/1329 22/32 Peterson-PT-4-CTLFireability-04 4453281 m, 64883 m/sec, 29112597 t fired, .
Time elapsed: 1004 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 67/1329 23/32 Peterson-PT-4-CTLFireability-04 4777043 m, 64752 m/sec, 31210263 t fired, .
Time elapsed: 1009 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 72/1329 25/32 Peterson-PT-4-CTLFireability-04 5117367 m, 68064 m/sec, 33405857 t fired, .
Time elapsed: 1014 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 77/1329 26/32 Peterson-PT-4-CTLFireability-04 5452579 m, 67042 m/sec, 35561103 t fired, .
Time elapsed: 1019 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 82/1329 28/32 Peterson-PT-4-CTLFireability-04 5790728 m, 67629 m/sec, 37739231 t fired, .
Time elapsed: 1024 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 87/1329 30/32 Peterson-PT-4-CTLFireability-04 6134626 m, 68779 m/sec, 39961332 t fired, .
Time elapsed: 1029 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 92/1329 31/32 Peterson-PT-4-CTLFireability-04 6479565 m, 68987 m/sec, 42182677 t fired, .
Time elapsed: 1034 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for Peterson-PT-4-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1039 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 Peterson-PT-4-CTLFireability-05
lola: time limit : 2561 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/2561 2/32 Peterson-PT-4-CTLFireability-05 159996 m, 31999 m/sec, 1626301 t fired, .
Time elapsed: 1044 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/2561 3/32 Peterson-PT-4-CTLFireability-05 322774 m, 32555 m/sec, 3297759 t fired, .
Time elapsed: 1049 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/2561 4/32 Peterson-PT-4-CTLFireability-05 486074 m, 32660 m/sec, 4946148 t fired, .
Time elapsed: 1054 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/2561 5/32 Peterson-PT-4-CTLFireability-05 642240 m, 31233 m/sec, 6592625 t fired, .
Time elapsed: 1059 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/2561 6/32 Peterson-PT-4-CTLFireability-05 804736 m, 32499 m/sec, 8251616 t fired, .
Time elapsed: 1064 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/2561 7/32 Peterson-PT-4-CTLFireability-05 969254 m, 32903 m/sec, 9930586 t fired, .
Time elapsed: 1069 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/2561 8/32 Peterson-PT-4-CTLFireability-05 1130860 m, 32321 m/sec, 11579204 t fired, .
Time elapsed: 1074 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/2561 8/32 Peterson-PT-4-CTLFireability-05 1283549 m, 30537 m/sec, 13141119 t fired, .
Time elapsed: 1079 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/2561 9/32 Peterson-PT-4-CTLFireability-05 1444062 m, 32102 m/sec, 14775704 t fired, .
Time elapsed: 1084 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/2561 10/32 Peterson-PT-4-CTLFireability-05 1605334 m, 32254 m/sec, 16420276 t fired, .
Time elapsed: 1089 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/2561 11/32 Peterson-PT-4-CTLFireability-05 1762835 m, 31500 m/sec, 18041622 t fired, .
Time elapsed: 1094 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 60/2561 12/32 Peterson-PT-4-CTLFireability-05 1920568 m, 31546 m/sec, 19666036 t fired, .
Time elapsed: 1099 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 65/2561 13/32 Peterson-PT-4-CTLFireability-05 2072884 m, 30463 m/sec, 21254407 t fired, .
Time elapsed: 1104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 70/2561 14/32 Peterson-PT-4-CTLFireability-05 2226212 m, 30665 m/sec, 22839126 t fired, .
Time elapsed: 1109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 75/2561 15/32 Peterson-PT-4-CTLFireability-05 2384443 m, 31646 m/sec, 24451846 t fired, .
Time elapsed: 1114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 80/2561 16/32 Peterson-PT-4-CTLFireability-05 2535457 m, 30202 m/sec, 26015045 t fired, .
Time elapsed: 1119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 85/2561 16/32 Peterson-PT-4-CTLFireability-05 2689916 m, 30891 m/sec, 27589533 t fired, .
Time elapsed: 1124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 90/2561 17/32 Peterson-PT-4-CTLFireability-05 2839023 m, 29821 m/sec, 29135552 t fired, .
Time elapsed: 1129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 95/2561 18/32 Peterson-PT-4-CTLFireability-05 2994473 m, 31090 m/sec, 30716764 t fired, .
Time elapsed: 1134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 100/2561 19/32 Peterson-PT-4-CTLFireability-05 3156519 m, 32409 m/sec, 32335162 t fired, .
Time elapsed: 1139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 105/2561 20/32 Peterson-PT-4-CTLFireability-05 3318498 m, 32395 m/sec, 33952121 t fired, .
Time elapsed: 1144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 110/2561 21/32 Peterson-PT-4-CTLFireability-05 3478842 m, 32068 m/sec, 35553089 t fired, .
Time elapsed: 1149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 115/2561 22/32 Peterson-PT-4-CTLFireability-05 3638102 m, 31852 m/sec, 37145442 t fired, .
Time elapsed: 1154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 120/2561 23/32 Peterson-PT-4-CTLFireability-05 3794666 m, 31312 m/sec, 38708847 t fired, .
Time elapsed: 1159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 125/2561 24/32 Peterson-PT-4-CTLFireability-05 3951746 m, 31416 m/sec, 40280797 t fired, .
Time elapsed: 1164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 130/2561 25/32 Peterson-PT-4-CTLFireability-05 4115947 m, 32840 m/sec, 41911636 t fired, .
Time elapsed: 1169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 135/2561 26/32 Peterson-PT-4-CTLFireability-05 4276215 m, 32053 m/sec, 43507689 t fired, .
Time elapsed: 1174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 140/2561 27/32 Peterson-PT-4-CTLFireability-05 4432662 m, 31289 m/sec, 45067672 t fired, .
Time elapsed: 1179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 145/2561 28/32 Peterson-PT-4-CTLFireability-05 4589710 m, 31409 m/sec, 46637313 t fired, .
Time elapsed: 1184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 150/2561 29/32 Peterson-PT-4-CTLFireability-05 4744162 m, 30890 m/sec, 48183019 t fired, .
Time elapsed: 1189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 155/2561 30/32 Peterson-PT-4-CTLFireability-05 4898104 m, 30788 m/sec, 49731643 t fired, .
Time elapsed: 1194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 160/2561 31/32 Peterson-PT-4-CTLFireability-05 5050910 m, 30561 m/sec, 51267489 t fired, .
Time elapsed: 1199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 165/2561 32/32 Peterson-PT-4-CTLFireability-05 5201692 m, 30156 m/sec, 52795015 t fired, .
Time elapsed: 1204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 170/2561 32/32 Peterson-PT-4-CTLFireability-05 5351422 m, 29946 m/sec, 54308812 t fired, .
Time elapsed: 1209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for Peterson-PT-4-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-4-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Peterson-PT-4-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-4-CTLFireability-00: CTL unknown AGGR
Peterson-PT-4-CTLFireability-01: CTL false CTL model checker
Peterson-PT-4-CTLFireability-02: CTL unknown AGGR
Peterson-PT-4-CTLFireability-03: CTL unknown AGGR
Peterson-PT-4-CTLFireability-04: CTL unknown AGGR
Peterson-PT-4-CTLFireability-05: CTL unknown AGGR
Peterson-PT-4-CTLFireability-06: CTL unknown AGGR
Peterson-PT-4-CTLFireability-07: CTL unknown AGGR
Peterson-PT-4-CTLFireability-08: CTL unknown AGGR
Peterson-PT-4-CTLFireability-09: CTL unknown AGGR
Peterson-PT-4-CTLFireability-10: CTL false CTL model checker
Peterson-PT-4-CTLFireability-11: CTL unknown AGGR
Peterson-PT-4-CTLFireability-12: EF true state space
Peterson-PT-4-CTLFireability-13: CTL unknown AGGR
Peterson-PT-4-CTLFireability-14: CTL true CTL model checker
Peterson-PT-4-CTLFireability-15: CTL unknown AGGR
Time elapsed: 1214 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-PT-4"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Peterson-PT-4, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538500618"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Peterson-PT-4.tgz
mv Peterson-PT-4 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;