Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r263-smll-167863538500610.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Peterson-PT-3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863538500610
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 29K Feb 25 22:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 157K Feb 25 22:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 40K Feb 25 22:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 194K Feb 25 22:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 15K Feb 25 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 50K Feb 25 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 93K Feb 25 22:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 439K Feb 25 22:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 58K Feb 25 22:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 283K Feb 25 22:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 11K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 143K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-PT-3-CTLFireability-00
FORMULA_NAME Peterson-PT-3-CTLFireability-01
FORMULA_NAME Peterson-PT-3-CTLFireability-02
FORMULA_NAME Peterson-PT-3-CTLFireability-03
FORMULA_NAME Peterson-PT-3-CTLFireability-04
FORMULA_NAME Peterson-PT-3-CTLFireability-05
FORMULA_NAME Peterson-PT-3-CTLFireability-06
FORMULA_NAME Peterson-PT-3-CTLFireability-07
FORMULA_NAME Peterson-PT-3-CTLFireability-08
FORMULA_NAME Peterson-PT-3-CTLFireability-09
FORMULA_NAME Peterson-PT-3-CTLFireability-10
FORMULA_NAME Peterson-PT-3-CTLFireability-11
FORMULA_NAME Peterson-PT-3-CTLFireability-12
FORMULA_NAME Peterson-PT-3-CTLFireability-13
FORMULA_NAME Peterson-PT-3-CTLFireability-14
FORMULA_NAME Peterson-PT-3-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678856257210

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Peterson-PT-3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 04:57:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 04:57:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 04:57:41] [INFO ] Load time of PNML (sax parser for PT used): 143 ms
[2023-03-15 04:57:41] [INFO ] Transformed 244 places.
[2023-03-15 04:57:41] [INFO ] Transformed 332 transitions.
[2023-03-15 04:57:41] [INFO ] Found NUPN structural information;
[2023-03-15 04:57:41] [INFO ] Completing missing partition info from NUPN : creating a component with [TestAlone_1_2_3, TestAlone_2_2_3]
[2023-03-15 04:57:41] [INFO ] Parsed PT model containing 244 places and 332 transitions and 1016 arcs in 310 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 51 ms.
Support contains 244 out of 244 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 29 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
[2023-03-15 04:57:41] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
// Phase 1: matrix 308 rows 244 cols
[2023-03-15 04:57:41] [INFO ] Computed 15 place invariants in 21 ms
[2023-03-15 04:57:41] [INFO ] Implicit Places using invariants in 464 ms returned []
[2023-03-15 04:57:41] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
[2023-03-15 04:57:41] [INFO ] Invariant cache hit.
[2023-03-15 04:57:42] [INFO ] State equation strengthened by 57 read => feed constraints.
[2023-03-15 04:57:42] [INFO ] Implicit Places using invariants and state equation in 412 ms returned []
Implicit Place search using SMT with State Equation took 946 ms to find 0 implicit places.
[2023-03-15 04:57:42] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
[2023-03-15 04:57:42] [INFO ] Invariant cache hit.
[2023-03-15 04:57:42] [INFO ] Dead Transitions using invariants and state equation in 482 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1461 ms. Remains : 244/244 places, 332/332 transitions.
Support contains 244 out of 244 places after structural reductions.
[2023-03-15 04:57:43] [INFO ] Flatten gal took : 128 ms
[2023-03-15 04:57:43] [INFO ] Flatten gal took : 67 ms
[2023-03-15 04:57:43] [INFO ] Input system was already deterministic with 332 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 768 ms. (steps per millisecond=13 ) properties (out of 64) seen :45
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 19) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 17) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Running SMT prover for 15 properties.
[2023-03-15 04:57:44] [INFO ] Flow matrix only has 308 transitions (discarded 24 similar events)
[2023-03-15 04:57:44] [INFO ] Invariant cache hit.
[2023-03-15 04:57:45] [INFO ] [Real]Absence check using 11 positive place invariants in 11 ms returned sat
[2023-03-15 04:57:45] [INFO ] [Real]Absence check using 11 positive and 4 generalized place invariants in 3 ms returned sat
[2023-03-15 04:57:45] [INFO ] After 262ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-03-15 04:57:45] [INFO ] [Nat]Absence check using 11 positive place invariants in 9 ms returned sat
[2023-03-15 04:57:45] [INFO ] [Nat]Absence check using 11 positive and 4 generalized place invariants in 2 ms returned sat
[2023-03-15 04:57:45] [INFO ] After 397ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-03-15 04:57:45] [INFO ] State equation strengthened by 57 read => feed constraints.
[2023-03-15 04:57:46] [INFO ] After 272ms SMT Verify possible using 57 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-03-15 04:57:46] [INFO ] Deduced a trap composed of 56 places in 139 ms of which 8 ms to minimize.
[2023-03-15 04:57:46] [INFO ] Deduced a trap composed of 31 places in 132 ms of which 1 ms to minimize.
[2023-03-15 04:57:46] [INFO ] Deduced a trap composed of 30 places in 145 ms of which 2 ms to minimize.
[2023-03-15 04:57:46] [INFO ] Deduced a trap composed of 31 places in 133 ms of which 2 ms to minimize.
[2023-03-15 04:57:46] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 677 ms
[2023-03-15 04:57:47] [INFO ] Deduced a trap composed of 99 places in 151 ms of which 2 ms to minimize.
[2023-03-15 04:57:47] [INFO ] Deduced a trap composed of 13 places in 142 ms of which 1 ms to minimize.
[2023-03-15 04:57:47] [INFO ] Deduced a trap composed of 38 places in 139 ms of which 1 ms to minimize.
[2023-03-15 04:57:47] [INFO ] Deduced a trap composed of 85 places in 156 ms of which 1 ms to minimize.
[2023-03-15 04:57:47] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 720 ms
[2023-03-15 04:57:47] [INFO ] Deduced a trap composed of 12 places in 138 ms of which 1 ms to minimize.
[2023-03-15 04:57:48] [INFO ] Deduced a trap composed of 9 places in 182 ms of which 1 ms to minimize.
[2023-03-15 04:57:48] [INFO ] Deduced a trap composed of 13 places in 192 ms of which 1 ms to minimize.
[2023-03-15 04:57:48] [INFO ] Deduced a trap composed of 27 places in 119 ms of which 1 ms to minimize.
[2023-03-15 04:57:48] [INFO ] Deduced a trap composed of 45 places in 151 ms of which 1 ms to minimize.
[2023-03-15 04:57:48] [INFO ] Deduced a trap composed of 38 places in 107 ms of which 1 ms to minimize.
[2023-03-15 04:57:48] [INFO ] Deduced a trap composed of 38 places in 73 ms of which 1 ms to minimize.
[2023-03-15 04:57:48] [INFO ] Deduced a trap composed of 47 places in 112 ms of which 0 ms to minimize.
[2023-03-15 04:57:49] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 1304 ms
[2023-03-15 04:57:49] [INFO ] Deduced a trap composed of 49 places in 120 ms of which 1 ms to minimize.
[2023-03-15 04:57:49] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 143 ms
[2023-03-15 04:57:49] [INFO ] Deduced a trap composed of 41 places in 118 ms of which 1 ms to minimize.
[2023-03-15 04:57:49] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 165 ms
[2023-03-15 04:57:49] [INFO ] Deduced a trap composed of 9 places in 105 ms of which 0 ms to minimize.
[2023-03-15 04:57:49] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 143 ms
[2023-03-15 04:57:49] [INFO ] Deduced a trap composed of 16 places in 89 ms of which 1 ms to minimize.
[2023-03-15 04:57:49] [INFO ] Deduced a trap composed of 16 places in 87 ms of which 1 ms to minimize.
[2023-03-15 04:57:49] [INFO ] Deduced a trap composed of 17 places in 92 ms of which 1 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 20 places in 96 ms of which 1 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 59 places in 84 ms of which 1 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 59 places in 85 ms of which 0 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 56 places in 88 ms of which 0 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Trap strengthening (SAT) tested/added 8/7 trap constraints in 749 ms
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 37 places in 97 ms of which 2 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 38 places in 101 ms of which 1 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 73 places in 104 ms of which 1 ms to minimize.
[2023-03-15 04:57:50] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 383 ms
[2023-03-15 04:57:50] [INFO ] Deduced a trap composed of 62 places in 88 ms of which 0 ms to minimize.
[2023-03-15 04:57:51] [INFO ] Deduced a trap composed of 62 places in 84 ms of which 1 ms to minimize.
[2023-03-15 04:57:51] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 239 ms
[2023-03-15 04:57:51] [INFO ] Deduced a trap composed of 34 places in 42 ms of which 0 ms to minimize.
[2023-03-15 04:57:51] [INFO ] Deduced a trap composed of 34 places in 41 ms of which 1 ms to minimize.
[2023-03-15 04:57:51] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 134 ms
[2023-03-15 04:57:51] [INFO ] Deduced a trap composed of 35 places in 47 ms of which 0 ms to minimize.
[2023-03-15 04:57:51] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 81 ms
[2023-03-15 04:57:51] [INFO ] After 5414ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :14
Attempting to minimize the solution found.
Minimization took 334 ms.
[2023-03-15 04:57:51] [INFO ] After 6569ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :14
Fused 15 Parikh solutions to 14 different solutions.
Parikh walk visited 3 properties in 203 ms.
Support contains 16 out of 244 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 76 transitions
Trivial Post-agglo rules discarded 76 transitions
Performed 76 trivial Post agglomeration. Transition count delta: 76
Iterating post reduction 0 with 76 rules applied. Total rules applied 76 place count 244 transition count 256
Reduce places removed 76 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 1 with 81 rules applied. Total rules applied 157 place count 168 transition count 251
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 162 place count 163 transition count 251
Performed 44 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 44 Pre rules applied. Total rules applied 162 place count 163 transition count 207
Deduced a syphon composed of 44 places in 0 ms
Reduce places removed 44 places and 0 transitions.
Iterating global reduction 3 with 88 rules applied. Total rules applied 250 place count 119 transition count 207
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 274 place count 107 transition count 195
Applied a total of 274 rules in 47 ms. Remains 107 /244 variables (removed 137) and now considering 195/332 (removed 137) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 47 ms. Remains : 107/244 places, 195/332 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 316 ms. (steps per millisecond=31 ) properties (out of 11) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
[2023-03-15 04:57:52] [INFO ] Flow matrix only has 171 transitions (discarded 24 similar events)
// Phase 1: matrix 171 rows 107 cols
[2023-03-15 04:57:52] [INFO ] Computed 15 place invariants in 3 ms
[2023-03-15 04:57:52] [INFO ] [Real]Absence check using 11 positive place invariants in 5 ms returned sat
[2023-03-15 04:57:52] [INFO ] [Real]Absence check using 11 positive and 4 generalized place invariants in 1 ms returned sat
[2023-03-15 04:57:52] [INFO ] After 120ms SMT Verify possible using state equation in real domain returned unsat :0 sat :4 real:4
[2023-03-15 04:57:52] [INFO ] State equation strengthened by 57 read => feed constraints.
[2023-03-15 04:57:52] [INFO ] After 47ms SMT Verify possible using 57 Read/Feed constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-15 04:57:52] [INFO ] After 271ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-15 04:57:53] [INFO ] [Nat]Absence check using 11 positive place invariants in 6 ms returned sat
[2023-03-15 04:57:53] [INFO ] [Nat]Absence check using 11 positive and 4 generalized place invariants in 2 ms returned sat
[2023-03-15 04:57:53] [INFO ] After 152ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-15 04:57:53] [INFO ] After 97ms SMT Verify possible using 57 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 17 places in 83 ms of which 1 ms to minimize.
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 7 places in 69 ms of which 1 ms to minimize.
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 21 places in 76 ms of which 0 ms to minimize.
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 7 places in 66 ms of which 1 ms to minimize.
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 7 places in 82 ms of which 2 ms to minimize.
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 7 places in 90 ms of which 1 ms to minimize.
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 12 places in 49 ms of which 0 ms to minimize.
[2023-03-15 04:57:53] [INFO ] Deduced a trap composed of 14 places in 56 ms of which 1 ms to minimize.
[2023-03-15 04:57:54] [INFO ] Deduced a trap composed of 12 places in 50 ms of which 1 ms to minimize.
[2023-03-15 04:57:54] [INFO ] Deduced a trap composed of 12 places in 51 ms of which 1 ms to minimize.
[2023-03-15 04:57:54] [INFO ] Deduced a trap composed of 16 places in 79 ms of which 1 ms to minimize.
[2023-03-15 04:57:54] [INFO ] Trap strengthening (SAT) tested/added 12/11 trap constraints in 891 ms
[2023-03-15 04:57:54] [INFO ] Deduced a trap composed of 8 places in 69 ms of which 1 ms to minimize.
[2023-03-15 04:57:54] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 91 ms
[2023-03-15 04:57:54] [INFO ] Deduced a trap composed of 26 places in 84 ms of which 1 ms to minimize.
[2023-03-15 04:57:54] [INFO ] Deduced a trap composed of 30 places in 58 ms of which 1 ms to minimize.
[2023-03-15 04:57:54] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 169 ms
[2023-03-15 04:57:54] [INFO ] After 1369ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 97 ms.
[2023-03-15 04:57:54] [INFO ] After 1725ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Parikh walk visited 0 properties in 45 ms.
Support contains 12 out of 107 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 107/107 places, 195/195 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 107 transition count 193
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 4 place count 105 transition count 193
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 4 place count 105 transition count 190
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 10 place count 102 transition count 190
Applied a total of 10 rules in 16 ms. Remains 102 /107 variables (removed 5) and now considering 190/195 (removed 5) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 16 ms. Remains : 102/107 places, 190/195 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 147 ms. (steps per millisecond=68 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-15 04:57:55] [INFO ] Flow matrix only has 166 transitions (discarded 24 similar events)
// Phase 1: matrix 166 rows 102 cols
[2023-03-15 04:57:55] [INFO ] Computed 15 place invariants in 4 ms
[2023-03-15 04:57:55] [INFO ] [Real]Absence check using 11 positive place invariants in 5 ms returned sat
[2023-03-15 04:57:55] [INFO ] [Real]Absence check using 11 positive and 4 generalized place invariants in 2 ms returned sat
[2023-03-15 04:57:55] [INFO ] After 158ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:5
[2023-03-15 04:57:55] [INFO ] State equation strengthened by 57 read => feed constraints.
[2023-03-15 04:57:55] [INFO ] After 36ms SMT Verify possible using 57 Read/Feed constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-15 04:57:55] [INFO ] After 308ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-15 04:57:55] [INFO ] [Nat]Absence check using 11 positive place invariants in 6 ms returned sat
[2023-03-15 04:57:55] [INFO ] [Nat]Absence check using 11 positive and 4 generalized place invariants in 1 ms returned sat
[2023-03-15 04:57:55] [INFO ] After 138ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-15 04:57:55] [INFO ] After 104ms SMT Verify possible using 57 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2023-03-15 04:57:55] [INFO ] Deduced a trap composed of 20 places in 100 ms of which 3 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 7 places in 85 ms of which 1 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 14 places in 87 ms of which 1 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 8 places in 80 ms of which 1 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 21 places in 81 ms of which 0 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 10 places in 98 ms of which 0 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 7 places in 87 ms of which 2 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 23 places in 62 ms of which 1 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 15 places in 87 ms of which 1 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Trap strengthening (SAT) tested/added 10/9 trap constraints in 908 ms
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 16 places in 66 ms of which 1 ms to minimize.
[2023-03-15 04:57:56] [INFO ] Deduced a trap composed of 25 places in 62 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 17 places in 50 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 227 ms
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 17 places in 78 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 12 places in 80 ms of which 2 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 8 places in 82 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 13 places in 72 ms of which 0 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 13 places in 70 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 7 places in 82 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 9 places in 80 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 12 places in 81 ms of which 2 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Trap strengthening (SAT) tested/added 9/8 trap constraints in 743 ms
[2023-03-15 04:57:57] [INFO ] Deduced a trap composed of 8 places in 58 ms of which 1 ms to minimize.
[2023-03-15 04:57:57] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 78 ms
[2023-03-15 04:57:58] [INFO ] Deduced a trap composed of 34 places in 56 ms of which 1 ms to minimize.
[2023-03-15 04:57:58] [INFO ] Deduced a trap composed of 15 places in 36 ms of which 1 ms to minimize.
[2023-03-15 04:57:58] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 123 ms
[2023-03-15 04:57:58] [INFO ] After 2296ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 81 ms.
[2023-03-15 04:57:58] [INFO ] After 2632ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 0 properties in 3 ms.
Support contains 11 out of 102 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 102/102 places, 190/190 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 102 transition count 189
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 101 transition count 189
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 2 place count 101 transition count 188
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 4 place count 100 transition count 188
Applied a total of 4 rules in 25 ms. Remains 100 /102 variables (removed 2) and now considering 188/190 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 25 ms. Remains : 100/102 places, 188/190 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 338 ms. (steps per millisecond=29 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 7) seen :0
Finished probabilistic random walk after 145430 steps, run visited all 7 properties in 798 ms. (steps per millisecond=182 )
Probabilistic random walk after 145430 steps, saw 29277 distinct states, run finished after 798 ms. (steps per millisecond=182 ) properties seen :7
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-15 04:57:59] [INFO ] Flatten gal took : 38 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 54 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 332 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 5 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 29 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 32 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 94 transitions
Trivial Post-agglo rules discarded 94 transitions
Performed 94 trivial Post agglomeration. Transition count delta: 94
Iterating post reduction 0 with 94 rules applied. Total rules applied 94 place count 244 transition count 238
Reduce places removed 94 places and 0 transitions.
Iterating post reduction 1 with 94 rules applied. Total rules applied 188 place count 150 transition count 238
Performed 42 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 42 Pre rules applied. Total rules applied 188 place count 150 transition count 196
Deduced a syphon composed of 42 places in 0 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 2 with 84 rules applied. Total rules applied 272 place count 108 transition count 196
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 280 place count 104 transition count 192
Applied a total of 280 rules in 35 ms. Remains 104 /244 variables (removed 140) and now considering 192/332 (removed 140) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 104/244 places, 192/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 14 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 15 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 192 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 2 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 22 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 18 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 9 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 15 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 17 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 244 transition count 296
Reduce places removed 36 places and 0 transitions.
Iterating post reduction 1 with 36 rules applied. Total rules applied 72 place count 208 transition count 296
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 72 place count 208 transition count 288
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 88 place count 200 transition count 288
Applied a total of 88 rules in 19 ms. Remains 200 /244 variables (removed 44) and now considering 288/332 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 200/244 places, 288/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 12 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 13 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 288 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 244 transition count 329
Reduce places removed 3 places and 0 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Iterating post reduction 1 with 15 rules applied. Total rules applied 18 place count 241 transition count 317
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 2 with 12 rules applied. Total rules applied 30 place count 229 transition count 317
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 30 place count 229 transition count 309
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 46 place count 221 transition count 309
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 64 place count 212 transition count 300
Applied a total of 64 rules in 26 ms. Remains 212 /244 variables (removed 32) and now considering 300/332 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 212/244 places, 300/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 11 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 13 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 300 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 10 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 12 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 13 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 96 transitions
Trivial Post-agglo rules discarded 96 transitions
Performed 96 trivial Post agglomeration. Transition count delta: 96
Iterating post reduction 0 with 96 rules applied. Total rules applied 96 place count 244 transition count 236
Reduce places removed 96 places and 0 transitions.
Iterating post reduction 1 with 96 rules applied. Total rules applied 192 place count 148 transition count 236
Performed 48 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 48 Pre rules applied. Total rules applied 192 place count 148 transition count 188
Deduced a syphon composed of 48 places in 0 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 2 with 96 rules applied. Total rules applied 288 place count 100 transition count 188
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 312 place count 88 transition count 176
Applied a total of 312 rules in 19 ms. Remains 88 /244 variables (removed 156) and now considering 176/332 (removed 156) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 88/244 places, 176/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 7 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 7 ms
[2023-03-15 04:58:00] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 5 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 12 ms
[2023-03-15 04:58:00] [INFO ] Flatten gal took : 12 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 95 transitions
Trivial Post-agglo rules discarded 95 transitions
Performed 95 trivial Post agglomeration. Transition count delta: 95
Iterating post reduction 0 with 95 rules applied. Total rules applied 95 place count 244 transition count 237
Reduce places removed 95 places and 0 transitions.
Iterating post reduction 1 with 95 rules applied. Total rules applied 190 place count 149 transition count 237
Performed 48 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 48 Pre rules applied. Total rules applied 190 place count 149 transition count 189
Deduced a syphon composed of 48 places in 0 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 2 with 96 rules applied. Total rules applied 286 place count 101 transition count 189
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 310 place count 89 transition count 177
Applied a total of 310 rules in 15 ms. Remains 89 /244 variables (removed 155) and now considering 177/332 (removed 155) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 89/244 places, 177/332 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 7 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 6 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 177 transitions.
Finished random walk after 786 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=196 )
FORMULA Peterson-PT-3-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 92 transitions
Trivial Post-agglo rules discarded 92 transitions
Performed 92 trivial Post agglomeration. Transition count delta: 92
Iterating post reduction 0 with 92 rules applied. Total rules applied 92 place count 244 transition count 240
Reduce places removed 92 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 93 rules applied. Total rules applied 185 place count 152 transition count 239
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 186 place count 151 transition count 239
Performed 47 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 47 Pre rules applied. Total rules applied 186 place count 151 transition count 192
Deduced a syphon composed of 47 places in 0 ms
Reduce places removed 47 places and 0 transitions.
Iterating global reduction 3 with 94 rules applied. Total rules applied 280 place count 104 transition count 192
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 304 place count 92 transition count 180
Applied a total of 304 rules in 15 ms. Remains 92 /244 variables (removed 152) and now considering 180/332 (removed 152) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 15 ms. Remains : 92/244 places, 180/332 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 6 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 6 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 5 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 11 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 11 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 5 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 10 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 10 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 4 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 10 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 9 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in LTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Applied a total of 0 rules in 4 ms. Remains 244 /244 variables (removed 0) and now considering 332/332 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 244/244 places, 332/332 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 9 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 10 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 332 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 244/244 places, 332/332 transitions.
Drop transitions removed 94 transitions
Trivial Post-agglo rules discarded 94 transitions
Performed 94 trivial Post agglomeration. Transition count delta: 94
Iterating post reduction 0 with 94 rules applied. Total rules applied 94 place count 244 transition count 238
Reduce places removed 94 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 95 rules applied. Total rules applied 189 place count 150 transition count 237
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 190 place count 149 transition count 237
Performed 47 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 47 Pre rules applied. Total rules applied 190 place count 149 transition count 190
Deduced a syphon composed of 47 places in 1 ms
Reduce places removed 47 places and 0 transitions.
Iterating global reduction 3 with 94 rules applied. Total rules applied 284 place count 102 transition count 190
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 308 place count 90 transition count 178
Applied a total of 308 rules in 17 ms. Remains 90 /244 variables (removed 154) and now considering 178/332 (removed 154) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 90/244 places, 178/332 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 5 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 5 ms
[2023-03-15 04:58:01] [INFO ] Input system was already deterministic with 178 transitions.
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 23 ms
[2023-03-15 04:58:01] [INFO ] Flatten gal took : 23 ms
[2023-03-15 04:58:01] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 28 ms.
[2023-03-15 04:58:01] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 244 places, 332 transitions and 1016 arcs took 2 ms.
Total runtime 20966 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Peterson-PT-3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA Peterson-PT-3-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Peterson-PT-3-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678856543514

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 22 (type EXCL) for 21 Peterson-PT-3-CTLFireability-07
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 22 (type EXCL) for Peterson-PT-3-CTLFireability-07
lola: result : false
lola: markings : 66846
lola: fired transitions : 354140
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 Peterson-PT-3-CTLFireability-14
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 4/239 2/32 Peterson-PT-3-CTLFireability-14 253470 m, 50694 m/sec, 1774078 t fired, .

Time elapsed: 12 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 9/239 4/32 Peterson-PT-3-CTLFireability-14 544570 m, 58220 m/sec, 3811782 t fired, .

Time elapsed: 17 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 14/239 5/32 Peterson-PT-3-CTLFireability-14 828211 m, 56728 m/sec, 5797328 t fired, .

Time elapsed: 22 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 19/239 7/32 Peterson-PT-3-CTLFireability-14 1110335 m, 56424 m/sec, 7771975 t fired, .

Time elapsed: 27 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 24/239 8/32 Peterson-PT-3-CTLFireability-14 1381084 m, 54149 m/sec, 9667449 t fired, .

Time elapsed: 32 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 29/239 10/32 Peterson-PT-3-CTLFireability-14 1655618 m, 54906 m/sec, 11589152 t fired, .

Time elapsed: 37 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 34/239 11/32 Peterson-PT-3-CTLFireability-14 1928075 m, 54491 m/sec, 13496315 t fired, .

Time elapsed: 42 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 39/239 13/32 Peterson-PT-3-CTLFireability-14 2193072 m, 52999 m/sec, 15351201 t fired, .

Time elapsed: 47 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 44/239 14/32 Peterson-PT-3-CTLFireability-14 2453619 m, 52109 m/sec, 17175133 t fired, .

Time elapsed: 52 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 49/239 15/32 Peterson-PT-3-CTLFireability-14 2711744 m, 51625 m/sec, 18982048 t fired, .

Time elapsed: 57 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 54/239 17/32 Peterson-PT-3-CTLFireability-14 2981707 m, 53992 m/sec, 20871791 t fired, .

Time elapsed: 62 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 59/239 18/32 Peterson-PT-3-CTLFireability-14 3244087 m, 52476 m/sec, 22708458 t fired, .

Time elapsed: 67 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 44 (type EXCL) for Peterson-PT-3-CTLFireability-14
lola: result : true
lola: markings : 3407946
lola: fired transitions : 23855622
lola: time used : 62.000000
lola: memory pages used : 19
lola: LAUNCH task # 41 (type EXCL) for 40 Peterson-PT-3-CTLFireability-13
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for Peterson-PT-3-CTLFireability-13
lola: result : true
lola: markings : 25686
lola: fired transitions : 142789
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 Peterson-PT-3-CTLFireability-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 2/271 1/32 Peterson-PT-3-CTLFireability-12 121069 m, 24213 m/sec, 484181 t fired, .

Time elapsed: 72 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 7/271 4/32 Peterson-PT-3-CTLFireability-12 620894 m, 99965 m/sec, 2483389 t fired, .

Time elapsed: 77 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 12/271 7/32 Peterson-PT-3-CTLFireability-12 1104018 m, 96624 m/sec, 4415846 t fired, .

Time elapsed: 82 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 17/271 9/32 Peterson-PT-3-CTLFireability-12 1569816 m, 93159 m/sec, 6279077 t fired, .

Time elapsed: 87 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 22/271 12/32 Peterson-PT-3-CTLFireability-12 2030196 m, 92076 m/sec, 8120535 t fired, .

Time elapsed: 92 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 27/271 14/32 Peterson-PT-3-CTLFireability-12 2470429 m, 88046 m/sec, 9881548 t fired, .

Time elapsed: 97 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 32/271 16/32 Peterson-PT-3-CTLFireability-12 2911338 m, 88181 m/sec, 11645118 t fired, .

Time elapsed: 102 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 37/271 19/32 Peterson-PT-3-CTLFireability-12 3351088 m, 87950 m/sec, 13404186 t fired, .

Time elapsed: 107 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 38 (type EXCL) for Peterson-PT-3-CTLFireability-12
lola: result : false
lola: markings : 3407946
lola: fired transitions : 13631785
lola: time used : 37.000000
lola: memory pages used : 19
lola: LAUNCH task # 35 (type EXCL) for 30 Peterson-PT-3-CTLFireability-11
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for Peterson-PT-3-CTLFireability-11
lola: result : false
lola: markings : 29
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Peterson-PT-3-CTLFireability-08
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/317 2/32 Peterson-PT-3-CTLFireability-08 266454 m, 53290 m/sec, 1715546 t fired, .

Time elapsed: 112 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/317 4/32 Peterson-PT-3-CTLFireability-08 572468 m, 61202 m/sec, 3687870 t fired, .

Time elapsed: 117 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/317 5/32 Peterson-PT-3-CTLFireability-08 873727 m, 60251 m/sec, 5630486 t fired, .

Time elapsed: 122 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/317 7/32 Peterson-PT-3-CTLFireability-08 1170504 m, 59355 m/sec, 7538979 t fired, .

Time elapsed: 127 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/317 9/32 Peterson-PT-3-CTLFireability-08 1459635 m, 57826 m/sec, 9398469 t fired, .

Time elapsed: 132 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/317 10/32 Peterson-PT-3-CTLFireability-08 1751322 m, 58337 m/sec, 11281152 t fired, .

Time elapsed: 137 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/317 12/32 Peterson-PT-3-CTLFireability-08 2034689 m, 56673 m/sec, 13110238 t fired, .

Time elapsed: 142 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/317 13/32 Peterson-PT-3-CTLFireability-08 2300248 m, 53111 m/sec, 14823836 t fired, .

Time elapsed: 147 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/317 15/32 Peterson-PT-3-CTLFireability-08 2574209 m, 54792 m/sec, 16593315 t fired, .

Time elapsed: 152 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/317 16/32 Peterson-PT-3-CTLFireability-08 2839179 m, 52994 m/sec, 18295102 t fired, .

Time elapsed: 157 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/317 18/32 Peterson-PT-3-CTLFireability-08 3118461 m, 55856 m/sec, 20088820 t fired, .

Time elapsed: 162 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 60/317 19/32 Peterson-PT-3-CTLFireability-08 3393391 m, 54986 m/sec, 21858196 t fired, .

Time elapsed: 167 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 25 (type EXCL) for Peterson-PT-3-CTLFireability-08
lola: result : true
lola: markings : 3407946
lola: fired transitions : 21950850
lola: time used : 60.000000
lola: memory pages used : 19
lola: LAUNCH task # 19 (type EXCL) for 18 Peterson-PT-3-CTLFireability-06
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Peterson-PT-3-CTLFireability-06
lola: result : true
lola: markings : 20
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Peterson-PT-3-CTLFireability-02
lola: time limit : 381 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Peterson-PT-3-CTLFireability-02
lola: result : false
lola: markings : 5928
lola: fired transitions : 13287
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Peterson-PT-3-CTLFireability-00
lola: time limit : 429 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/429 2/32 Peterson-PT-3-CTLFireability-00 233891 m, 46778 m/sec, 1929254 t fired, .

Time elapsed: 172 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/429 3/32 Peterson-PT-3-CTLFireability-00 471463 m, 47514 m/sec, 3885527 t fired, .

Time elapsed: 177 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/429 4/32 Peterson-PT-3-CTLFireability-00 700932 m, 45893 m/sec, 5789005 t fired, .

Time elapsed: 182 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/429 6/32 Peterson-PT-3-CTLFireability-00 934298 m, 46673 m/sec, 7704049 t fired, .

Time elapsed: 187 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/429 7/32 Peterson-PT-3-CTLFireability-00 1160917 m, 45323 m/sec, 9578604 t fired, .

Time elapsed: 192 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/429 8/32 Peterson-PT-3-CTLFireability-00 1382178 m, 44252 m/sec, 11408306 t fired, .

Time elapsed: 197 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/429 9/32 Peterson-PT-3-CTLFireability-00 1605844 m, 44733 m/sec, 13249944 t fired, .

Time elapsed: 202 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/429 11/32 Peterson-PT-3-CTLFireability-00 1829416 m, 44714 m/sec, 15092107 t fired, .

Time elapsed: 207 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/429 12/32 Peterson-PT-3-CTLFireability-00 2042184 m, 42553 m/sec, 16854817 t fired, .

Time elapsed: 212 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/429 13/32 Peterson-PT-3-CTLFireability-00 2253847 m, 42332 m/sec, 18603224 t fired, .

Time elapsed: 217 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/429 14/32 Peterson-PT-3-CTLFireability-00 2467086 m, 42647 m/sec, 20357017 t fired, .

Time elapsed: 222 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/429 15/32 Peterson-PT-3-CTLFireability-00 2676340 m, 41850 m/sec, 22079492 t fired, .

Time elapsed: 227 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/429 16/32 Peterson-PT-3-CTLFireability-00 2892663 m, 43264 m/sec, 23864957 t fired, .

Time elapsed: 232 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/429 17/32 Peterson-PT-3-CTLFireability-00 3104247 m, 42316 m/sec, 25614577 t fired, .

Time elapsed: 237 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-01: EFEG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/429 19/32 Peterson-PT-3-CTLFireability-00 3316750 m, 42500 m/sec, 27363832 t fired, .

Time elapsed: 242 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 1 (type EXCL) for Peterson-PT-3-CTLFireability-00
lola: result : false
lola: markings : 3407946
lola: fired transitions : 28117207
lola: time used : 77.000000
lola: memory pages used : 19
lola: LAUNCH task # 4 (type EXCL) for 3 Peterson-PT-3-CTLFireability-01
lola: time limit : 479 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Peterson-PT-3-CTLFireability-01
lola: result : true
lola: markings : 16
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 15 Peterson-PT-3-CTLFireability-05
lola: time limit : 559 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for Peterson-PT-3-CTLFireability-05
lola: result : true
lola: markings : 967
lola: fired transitions : 1822
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 Peterson-PT-3-CTLFireability-15
lola: time limit : 671 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for Peterson-PT-3-CTLFireability-15
lola: result : false
lola: markings : 291
lola: fired transitions : 797
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 30 Peterson-PT-3-CTLFireability-11
lola: time limit : 839 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for Peterson-PT-3-CTLFireability-11
lola: result : true
lola: markings : 1063
lola: fired transitions : 5336
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Peterson-PT-3-CTLFireability-10
lola: time limit : 1118 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Peterson-PT-3-CTLFireability-10
lola: result : false
lola: markings : 1333
lola: fired transitions : 3984
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Peterson-PT-3-CTLFireability-04
lola: time limit : 1678 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-05: F false state space / EG
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: DISJ true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 3/1678 2/32 Peterson-PT-3-CTLFireability-04 265646 m, 53129 m/sec, 1469129 t fired, .

Time elapsed: 247 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-05: F false state space / EG
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: DISJ true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 8/1678 4/32 Peterson-PT-3-CTLFireability-04 713667 m, 89604 m/sec, 3966526 t fired, .

Time elapsed: 252 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-05: F false state space / EG
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: DISJ true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 13/1678 6/32 Peterson-PT-3-CTLFireability-04 1122175 m, 81701 m/sec, 6252054 t fired, .

Time elapsed: 257 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 13 (type EXCL) for Peterson-PT-3-CTLFireability-04
lola: result : true
lola: markings : 1342399
lola: fired transitions : 7492435
lola: time used : 15.000000
lola: memory pages used : 8
lola: LAUNCH task # 10 (type EXCL) for 9 Peterson-PT-3-CTLFireability-03
lola: time limit : 3341 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Peterson-PT-3-CTLFireability-03
lola: result : false
lola: markings : 117704
lola: fired transitions : 501935
lola: time used : 2.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-03: CTL false CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: F false state space / EG
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: CTL false CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: DISJ true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker


Time elapsed: 261 secs. Pages in use: 19

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-PT-3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Peterson-PT-3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538500610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Peterson-PT-3.tgz
mv Peterson-PT-3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;