MCC'2023- Execution of r263-smll-167863538400546

About the Execution of LoLa+red for PermAdmissibility-PT-50

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
8494.016	2182943.00	2245255.00	5678.20	????????F???F?FT	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r263-sml
Waiting for the VM to be ready (probing
..........................................
====================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PermAdmissibility-PT-50,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-1678635384
==========================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 11K Feb 26
-rw-r--r-- 1 mcc users 90K Feb 26
-rw-r--r-- 1 mcc users 76K Feb 26
-rw-r--r-- 1 mcc users 407K Feb 26
-rw-r--r-- 1 mcc users 4.2K Jan 29
-rw-r--r-- 1 mcc users 6.3K Jan 29
-rw-r--r-- 1 mcc users 4.6K Feb 25
-rw-r--r-- 1 mcc users 30K Feb 25
-rw-r--r-- 1 mcc users 23K Feb 25
-rw-r--r-- 1 mcc users 92K Feb 25
-rw-r--r-- 1 mcc users 22K Feb 26
-rw-r--r-- 1 mcc users 190K Feb 26
-rw-r--r-- 1 mcc users 36K Feb 26
-rw-r--r-- 1 mcc users 166K Feb 26
-rw-r--r-- 1 mcc users 2.0K Feb 25
-rw-r--r-- 1 mcc users 4.7K Feb 25
-rw-r--r-- 1 mcc users 5 Mar
-rw-r--r-- 1 mcc users 3 Mar
-rw-r--r-- 1 mcc users 6 Mar
-rw-r--r-- 1 mcc users 340K Mar

--------------------
content from stdout:

=== Data for post analysis generated

The expected result is a vector of
BOOL_VECTOR

here is the order used to build the
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi
FORMULA_NAME PermAdmissibility-PT-50-CTLFi

=== Now, execution of the tool begins

BK_START 1678834562949

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PermAdmissibility-PT-50
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-14 22:56:06] [INFO ] Running
[2023-03-14 22:56:06] [INFO ] Parsing
[2023-03-14 22:56:07] [INFO ] Load
[2023-03-14 22:56:07] [INFO ] Transformed
[2023-03-14 22:56:07] [INFO ] Transformed
[2023-03-14 22:56:07] [INFO ] Parsed
Parsed 16 properties from file /home/mcc/e
Support contains 104 out of 168 places.
Starting structural reductions in
Reduce places removed 64 places and
Iterating post reduction 0 with 64
Applied a total of 64 rules in 32
// Phase 1: matrix 592 rows 104 cols
[2023-03-14 22:56:07] [INFO ] Computed
[2023-03-14 22:56:07] [INFO ] Implicit
[2023-03-14 22:56:07] [INFO ] Invariant
[2023-03-14 22:56:08] [INFO ] Implicit
Implicit Place search using SMT with
[2023-03-14 22:56:08] [INFO ] Invariant
[2023-03-14 22:56:08] [INFO ] Dead
Starting structural reductions in
Finished structural reductions in
Support contains 104 out of 104 places
[2023-03-14 22:56:09] [INFO ] Flatten
[2023-03-14 22:56:10] [INFO ] Flatten
[2023-03-14 22:56:10] [INFO ] Input
Incomplete random walk after 10009
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1000
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Incomplete Best-First random walk after 1001
Running SMT prover for 16 properties.
[2023-03-14 22:56:11] [INFO ] Invariant
[2023-03-14 22:56:12] [INFO ] [Real]Absence
[2023-03-14 22:56:12] [INFO ] After
[2023-03-14 22:56:12] [INFO ] [Nat]Absence
[2023-03-14 22:56:17] [INFO ] After
[2023-03-14 22:56:20] [INFO ] After
Attempting to minimize the solution found.
Minimization took 3002 ms.
[2023-03-14 22:56:23] [INFO ] After
Finished Parikh walk after 229 steps,
Parikh walk visited 16 properties
[2023-03-14 22:56:24] [INFO ] Flatten
[2023-03-14 22:56:24] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Input
Computed a total of 104 stabilizing
Complete graph has no SCC; deadlocks
Detected that all paths lead to deadlock.
AF dead knowledge conclusive for
Starting structural reductions in
Discarding 13 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 26 rules in 12
Finished structural reductions in
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Input
Starting structural reductions in
Discarding 13 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 26 rules in 6
Finished structural reductions in
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Input
Starting structural reductions in
Discarding 13 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 26 rules in 58
Finished structural reductions in
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Input
Starting structural reductions in
Discarding 26 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 24 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 100 rules in 22
Finished structural reductions in
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Input
Starting structural reductions in
Applied a total of 0 rules in 4 ms.
Finished structural reductions in
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:25] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 13 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 26 rules in 9
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 26 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 24 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 2 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 104 rules in 17
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Applied a total of 0 rules in 3 ms.
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 13 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 4 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 34 rules in 8
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 22 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 14 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 72 rules in 23
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 19 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 7 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 52 rules in 10
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 24 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 14 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 78 rules in 9
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 16 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 9 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 50 rules in 7
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 20 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 7 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 54 rules in 7
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 17 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 4 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 42 rules in 6
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:26] [INFO ] Input
Starting structural reductions in
Discarding 24 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 14 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Discarding 1 places :
Symmetric choice reduction at 0 with
Iterating global reduction 0 with
Applied a total of 78 rules in 11
Finished structural reductions in
[2023-03-14 22:56:26] [INFO ] Flatten
[2023-03-14 22:56:27] [INFO ] Flatten
[2023-03-14 22:56:27] [INFO ] Input
[2023-03-14 22:56:27] [INFO ] Flatten
[2023-03-14 22:56:27] [INFO ] Flatten
[2023-03-14 22:56:28] [INFO ] Export
[2023-03-14 22:56:28] [INFO ] Export
Total runtime 21568 ms.
There are residual formulas that
starting LoLA
BK_INPUT PermAdmissibility-PT-50
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../
current directory: /home/mcc/execution/367
CTLFireability

FORMULA PermAdmissibility-PT-50-CTLFireability-15

FORMULA PermAdmissibility-PT-50-CTLFireability-14

FORMULA PermAdmissibility-PT-50-CTLFireability-12

FORMULA PermAdmissibility-PT-50-CTLFireability-08

BK_STOP 1678836745892

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/its
+ PYTHONPATH=/home/mcc/BenchKit/itstools/p
+ export LD_LIBRARY_PATH=/home/mcc/BenchKi
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itsto
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/b
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/executi
lola: reading pnml
lola: PNML file contains place/transition
lola: finished parsing
lola: closed net file /home/mcc/executio
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/exe
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: LAUNCH task # 32 (type EXCL)
lola: time limit : 102 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: RELEASE
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: FINISHED task # 32 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 81 (type EXCL)
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: LAUNCH task # 83 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 88 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 83 (type
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 81 (type
lola: CANCELED task # 84 (type
lola: CANCELED task # 88 (type
lola: LAUNCH task # 86 (type EXCL)
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
sara: try reading problem file /home/mcc/e
sara: place or transition ordering
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: LAUNCH task # 91 (type FNDP)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type EQUN)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SRCH)
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: FINISHED task # 91 (type
lola: result : true
lola: fired transitions :
lola: tried executions :
lola: time used :
lola: memory pages used :
lola: FINISHED task # 94 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: CANCELED task # 92 (type
sara: try reading problem file /home/mcc/e
sara: place or transition ordering
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: rewrite Frontend/Parser/formula_re
lola: Created skeleton in 0.000000 secs.

lola: FINISHED task # 92 (type
lola: result : true
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 4/179

Time elapsed: 20 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16

lola: FINISHED task # 84 (type
lola: result : true
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 9/179

Time elapsed: 25 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 14/179

Time elapsed: 30 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 19/179

Time elapsed: 35 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 24/179

Time elapsed: 40 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 29/179

Time elapsed: 45 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 34/179

Time elapsed: 50 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 39/179

Time elapsed: 55 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 44/179

Time elapsed: 60 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 49/179

Time elapsed: 65 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 54/179

Time elapsed: 70 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 59/179

Time elapsed: 75 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 64/179

Time elapsed: 80 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 69/179

Time elapsed: 85 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 74/179

Time elapsed: 90 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 79/179

Time elapsed: 95 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 84/179

Time elapsed: 100 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 89/179

Time elapsed: 105 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 94/179

Time elapsed: 110 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 99/179

Time elapsed: 115 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 104/179

Time elapsed: 120 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 109/179

Time elapsed: 125 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 114/179

Time elapsed: 130 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 119/179

Time elapsed: 135 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 124/179

Time elapsed: 140 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 129/179

Time elapsed: 145 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 134/179

Time elapsed: 150 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 139/179

Time elapsed: 155 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 144/179

Time elapsed: 160 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 149/179

Time elapsed: 165 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 154/179

Time elapsed: 170 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 159/179

Time elapsed: 175 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 164/179

Time elapsed: 180 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 169/179

Time elapsed: 185 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 174/179

Time elapsed: 190 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 179/179

Time elapsed: 195 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 86 (type
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 200 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL)
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 86 (type EXCL)
lola: time limit : 3400 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 5/178

Time elapsed: 205 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 10/178

Time elapsed: 210 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 15/178

Time elapsed: 215 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 20/178

Time elapsed: 220 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 25/178

Time elapsed: 225 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 30/178

Time elapsed: 230 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 35/178

Time elapsed: 235 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT
86 EXEG EXCL 40/178

Time elapsed: 240 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 86 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 245 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 75 (type EXCL)
lola: time limit : 186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 65 (type EXCL)
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type
lola: result : false
lola: markings :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 60 (type EXCL)
lola: time limit : 223 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 5/223

Time elapsed: 250 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 10/223

Time elapsed: 255 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 15/223

Time elapsed: 260 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 20/223

Time elapsed: 265 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 25/223

Time elapsed: 270 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 30/223

Time elapsed: 275 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 35/223

Time elapsed: 280 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 40/223

Time elapsed: 285 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 45/223

Time elapsed: 290 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 50/223

Time elapsed: 295 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 55/223

Time elapsed: 300 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 60/223

Time elapsed: 305 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 65/223

Time elapsed: 310 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 70/223

Time elapsed: 315 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 75/223

Time elapsed: 320 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 80/223

Time elapsed: 325 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 85/223

Time elapsed: 330 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 90/223

Time elapsed: 335 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 95/223

Time elapsed: 340 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 100/223

Time elapsed: 345 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 105/223

Time elapsed: 350 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
60 CTL EXCL 110/223

Time elapsed: 355 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 60 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 360 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 57 (type EXCL)
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 54 (type EXCL)
lola: time limit : 249 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 5/249

Time elapsed: 365 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 10/249

Time elapsed: 370 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 15/249

Time elapsed: 375 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 20/249

Time elapsed: 380 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 25/249

Time elapsed: 385 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 30/249

Time elapsed: 390 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 35/249

Time elapsed: 395 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 40/249

Time elapsed: 400 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 45/249

Time elapsed: 405 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 50/249

Time elapsed: 410 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 55/249

Time elapsed: 415 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 60/249

Time elapsed: 420 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 65/249

Time elapsed: 425 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 70/249

Time elapsed: 430 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 75/249

Time elapsed: 435 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 80/249

Time elapsed: 440 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 85/249

Time elapsed: 445 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 90/249

Time elapsed: 450 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 95/249

Time elapsed: 455 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 100/249

Time elapsed: 460 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 105/249

Time elapsed: 465 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 110/249

Time elapsed: 470 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 115/249

Time elapsed: 475 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 120/249

Time elapsed: 480 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 125/249

Time elapsed: 485 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 130/249

Time elapsed: 490 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 135/249

Time elapsed: 495 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 140/249

Time elapsed: 500 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 145/249

Time elapsed: 505 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 150/249

Time elapsed: 510 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 155/249

Time elapsed: 515 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 160/249

Time elapsed: 520 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 165/249

Time elapsed: 525 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 170/249

Time elapsed: 530 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 175/249

Time elapsed: 535 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 180/249

Time elapsed: 540 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 185/249

Time elapsed: 545 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 190/249

Time elapsed: 550 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 195/249

Time elapsed: 555 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 200/249

Time elapsed: 560 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 205/249

Time elapsed: 565 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 210/249

Time elapsed: 570 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 215/249

Time elapsed: 575 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 220/249

Time elapsed: 580 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 225/249

Time elapsed: 585 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 230/249

Time elapsed: 590 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 235/249

Time elapsed: 595 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 240/249

Time elapsed: 600 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
54 CTL EXCL 245/249

Time elapsed: 605 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 610 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL)
lola: time limit : 249 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 54 (type EXCL)
lola: time limit : 2990 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
51 CTL EXCL 5/249
54 CTL EXCL 5/2990

Time elapsed: 615 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
51 CTL EXCL 10/249
54 CTL EXCL 10/230

Time elapsed: 620 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
51 CTL EXCL 15/249
54 CTL EXCL 15/230

Time elapsed: 625 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
51 CTL EXCL 20/249
54 CTL EXCL 20/230

Time elapsed: 630 secs. Pages
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 54 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
51 CTL EXCL 25/249

Time elapsed: 635 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
51 CTL EXCL 30/249

Time elapsed: 640 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
51 CTL EXCL 35/249

Time elapsed: 645 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 650 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL)
lola: time limit : 268 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type
lola: result : false
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 28 (type EXCL)
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 24 (type EXCL)
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type
lola: result : true
lola: markings :
lola: fired transitions :
lola: time used :
lola: memory pages used :
lola: LAUNCH task # 16 (type EXCL)
lola: time limit : 368 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 5/368

Time elapsed: 655 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 10/368

Time elapsed: 660 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 15/368

Time elapsed: 665 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 20/368

Time elapsed: 670 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 25/368

Time elapsed: 675 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 30/368

Time elapsed: 680 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 35/368

Time elapsed: 685 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 40/368

Time elapsed: 690 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 45/368

Time elapsed: 695 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 50/368

Time elapsed: 700 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 55/368

Time elapsed: 705 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 60/368

Time elapsed: 710 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 65/368

Time elapsed: 715 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 70/368

Time elapsed: 720 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 75/368

Time elapsed: 725 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 80/368

Time elapsed: 730 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 85/368

Time elapsed: 735 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 90/368

Time elapsed: 740 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 95/368

Time elapsed: 745 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 100/368

Time elapsed: 750 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 105/368

Time elapsed: 755 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
16 CTL EXCL 110/368

Time elapsed: 760 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 765 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 405 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 5/405

Time elapsed: 770 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 10/405

Time elapsed: 775 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 15/405

Time elapsed: 780 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 20/405

Time elapsed: 785 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 25/405

Time elapsed: 790 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 30/405

Time elapsed: 795 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 35/405

Time elapsed: 800 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 40/405

Time elapsed: 805 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 45/405

Time elapsed: 810 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 50/405

Time elapsed: 815 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 55/405

Time elapsed: 820 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 60/405

Time elapsed: 825 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 65/405

Time elapsed: 830 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 70/405

Time elapsed: 835 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 75/405

Time elapsed: 840 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 80/405

Time elapsed: 845 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 85/405

Time elapsed: 850 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 90/405

Time elapsed: 855 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 95/405

Time elapsed: 860 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 100/405

Time elapsed: 865 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 105/405

Time elapsed: 870 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 110/405

Time elapsed: 875 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 115/405

Time elapsed: 880 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 120/405

Time elapsed: 885 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 125/405

Time elapsed: 890 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 130/405

Time elapsed: 895 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 135/405

Time elapsed: 900 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 140/405

Time elapsed: 905 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 145/405

Time elapsed: 910 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 150/405

Time elapsed: 915 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 155/405

Time elapsed: 920 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 160/405

Time elapsed: 925 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 165/405

Time elapsed: 930 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 170/405

Time elapsed: 935 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 175/405

Time elapsed: 940 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 180/405

Time elapsed: 945 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 185/405

Time elapsed: 950 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 190/405

Time elapsed: 955 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 195/405

Time elapsed: 960 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 200/405

Time elapsed: 965 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 205/405

Time elapsed: 970 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 210/405

Time elapsed: 975 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 215/405

Time elapsed: 980 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 220/405

Time elapsed: 985 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 225/405

Time elapsed: 990 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 230/405

Time elapsed: 995 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 235/405

Time elapsed: 1000 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 240/405

Time elapsed: 1005 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 245/405

Time elapsed: 1010 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 250/405

Time elapsed: 1015 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 255/405

Time elapsed: 1020 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 260/405

Time elapsed: 1025 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 265/405

Time elapsed: 1030 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 270/405

Time elapsed: 1035 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 275/405

Time elapsed: 1040 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 280/405

Time elapsed: 1045 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 285/405

Time elapsed: 1050 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 290/405

Time elapsed: 1055 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 295/405

Time elapsed: 1060 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 300/405

Time elapsed: 1065 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 305/405

Time elapsed: 1070 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 310/405

Time elapsed: 1075 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 315/405

Time elapsed: 1080 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 320/405

Time elapsed: 1085 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 325/405

Time elapsed: 1090 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 330/405

Time elapsed: 1095 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 335/405

Time elapsed: 1100 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 340/405

Time elapsed: 1105 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 345/405

Time elapsed: 1110 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 350/405

Time elapsed: 1115 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 355/405

Time elapsed: 1120 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 360/405

Time elapsed: 1125 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 365/405

Time elapsed: 1130 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 370/405

Time elapsed: 1135 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 375/405

Time elapsed: 1140 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 380/405

Time elapsed: 1145 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 385/405

Time elapsed: 1150 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 390/405

Time elapsed: 1155 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 395/405

Time elapsed: 1160 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 400/405

Time elapsed: 1165 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 405/405

Time elapsed: 1170 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1175 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL)
lola: time limit : 404 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 13 (type EXCL)
lola: time limit : 2425 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 5/404
13 CTL EXCL 4/2425

Time elapsed: 1180 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 10/404
13 CTL EXCL 9/346

Time elapsed: 1185 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 15/404
13 CTL EXCL 14/346

Time elapsed: 1190 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 20/404
13 CTL EXCL 19/346

Time elapsed: 1195 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
10 CTL EXCL 25/404
13 CTL EXCL 24/346

Time elapsed: 1200 secs. Pages
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 10 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 29/346

Time elapsed: 1205 secs. Pages
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 34/404

Time elapsed: 1210 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 39/404

Time elapsed: 1215 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 44/404

Time elapsed: 1220 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 49/404

Time elapsed: 1225 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 54/404

Time elapsed: 1230 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 59/404

Time elapsed: 1235 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 64/404

Time elapsed: 1240 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 69/404

Time elapsed: 1245 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 74/404

Time elapsed: 1250 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 79/404

Time elapsed: 1255 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 84/404

Time elapsed: 1260 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 89/404

Time elapsed: 1265 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 94/404

Time elapsed: 1270 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 99/404

Time elapsed: 1275 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 104/404

Time elapsed: 1280 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 109/404

Time elapsed: 1285 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 114/404

Time elapsed: 1290 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 119/404

Time elapsed: 1295 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 124/404

Time elapsed: 1300 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 129/404

Time elapsed: 1305 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 134/404

Time elapsed: 1310 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
13 CTL EXCL 139/404

Time elapsed: 1315 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1320 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL)
lola: time limit : 456 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 5/456

Time elapsed: 1325 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 10/456

Time elapsed: 1330 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 15/456

Time elapsed: 1335 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 20/456

Time elapsed: 1340 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 26/456

Time elapsed: 1346 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 31/456

Time elapsed: 1351 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 36/456

Time elapsed: 1356 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 41/456

Time elapsed: 1361 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 46/456

Time elapsed: 1366 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 51/456

Time elapsed: 1371 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 56/456

Time elapsed: 1376 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 61/456

Time elapsed: 1381 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 66/456

Time elapsed: 1386 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 71/456

Time elapsed: 1391 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 76/456

Time elapsed: 1396 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 81/456

Time elapsed: 1401 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 86/456

Time elapsed: 1406 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 91/456

Time elapsed: 1411 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 96/456

Time elapsed: 1416 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
4 CTL EXCL 101/456

Time elapsed: 1421 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1426 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL)
lola: time limit : 543 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 5/543

Time elapsed: 1431 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 10/543

Time elapsed: 1436 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 15/543

Time elapsed: 1441 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 20/543

Time elapsed: 1446 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 25/543

Time elapsed: 1451 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
1 CTL EXCL 30/543

Time elapsed: 1456 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1461 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 87 (type EXCL)
lola: time limit : 713 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 5/713

Time elapsed: 1466 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 10/713

Time elapsed: 1471 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 15/713

Time elapsed: 1476 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 20/713

Time elapsed: 1481 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 25/713

Time elapsed: 1486 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 30/713

Time elapsed: 1491 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 35/713

Time elapsed: 1496 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 40/713

Time elapsed: 1501 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 45/713

Time elapsed: 1506 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 50/713

Time elapsed: 1511 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 55/713

Time elapsed: 1516 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 60/713

Time elapsed: 1521 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 65/713

Time elapsed: 1526 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 70/713

Time elapsed: 1531 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 75/713

Time elapsed: 1536 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 80/713

Time elapsed: 1541 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 85/713

Time elapsed: 1546 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 90/713

Time elapsed: 1551 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 95/713

Time elapsed: 1556 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 100/713

Time elapsed: 1561 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 105/713

Time elapsed: 1566 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
87 AGEF EXCL 110/713

Time elapsed: 1571 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 87 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 1576 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL)
lola: time limit : 1012 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 5/1012

Time elapsed: 1581 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 10/1012

Time elapsed: 1586 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 15/1012

Time elapsed: 1591 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 20/1012

Time elapsed: 1596 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 25/1012

Time elapsed: 1601 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 30/1012

Time elapsed: 1606 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 35/1012

Time elapsed: 1611 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 40/1012

Time elapsed: 1616 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 45/1012

Time elapsed: 1621 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 50/1012

Time elapsed: 1626 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 55/1012

Time elapsed: 1631 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 60/1012

Time elapsed: 1636 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 65/1012

Time elapsed: 1641 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 70/1012

Time elapsed: 1646 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 75/1012

Time elapsed: 1651 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 80/1012

Time elapsed: 1656 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 85/1012

Time elapsed: 1661 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 90/1012

Time elapsed: 1666 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 95/1012

Time elapsed: 1671 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 100/1012

Time elapsed: 1676 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 105/1012

Time elapsed: 1681 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 110/1012

Time elapsed: 1686 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 115/1012

Time elapsed: 1691 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 120/1012

Time elapsed: 1696 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 125/1012

Time elapsed: 1701 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 130/1012

Time elapsed: 1706 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 135/1012

Time elapsed: 1711 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 140/1012

Time elapsed: 1716 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 145/1012

Time elapsed: 1721 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 150/1012

Time elapsed: 1726 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 155/1012

Time elapsed: 1731 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 160/1012

Time elapsed: 1736 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 165/1012

Time elapsed: 1741 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 170/1012

Time elapsed: 1746 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 175/1012

Time elapsed: 1751 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 180/1012

Time elapsed: 1756 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 185/1012

Time elapsed: 1761 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 190/1012

Time elapsed: 1766 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 195/1012

Time elapsed: 1771 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 200/1012

Time elapsed: 1776 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 205/1012

Time elapsed: 1781 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 210/1012

Time elapsed: 1786 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 215/1012

Time elapsed: 1791 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 220/1012

Time elapsed: 1796 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 225/1012

Time elapsed: 1801 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 230/1012

Time elapsed: 1806 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 235/1012

Time elapsed: 1811 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 240/1012

Time elapsed: 1816 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 245/1012

Time elapsed: 1821 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 250/1012

Time elapsed: 1826 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 255/1012

Time elapsed: 1831 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 260/1012

Time elapsed: 1836 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 265/1012

Time elapsed: 1841 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 270/1012

Time elapsed: 1846 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 275/1012

Time elapsed: 1851 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 280/1012

Time elapsed: 1856 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 285/1012

Time elapsed: 1861 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 290/1012

Time elapsed: 1866 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 295/1012

Time elapsed: 1871 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 300/1012

Time elapsed: 1876 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 305/1012

Time elapsed: 1881 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 310/1012

Time elapsed: 1886 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 315/1012

Time elapsed: 1891 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 320/1012

Time elapsed: 1896 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 325/1012

Time elapsed: 1901 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 330/1012

Time elapsed: 1906 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 335/1012

Time elapsed: 1911 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 340/1012

Time elapsed: 1916 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 345/1012

Time elapsed: 1921 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 350/1012

Time elapsed: 1926 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 355/1012

Time elapsed: 1931 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 360/1012

Time elapsed: 1936 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 365/1012

Time elapsed: 1941 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 370/1012

Time elapsed: 1946 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 375/1012

Time elapsed: 1951 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 380/1012

Time elapsed: 1956 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 385/1012

Time elapsed: 1961 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 390/1012

Time elapsed: 1966 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 395/1012

Time elapsed: 1971 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 400/1012

Time elapsed: 1976 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 405/1012

Time elapsed: 1981 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 410/1012

Time elapsed: 1986 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 415/1012

Time elapsed: 1991 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 420/1012

Time elapsed: 1996 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 425/1012

Time elapsed: 2001 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 430/1012

Time elapsed: 2006 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 435/1012

Time elapsed: 2011 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 440/1012

Time elapsed: 2016 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 445/1012

Time elapsed: 2021 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 450/1012

Time elapsed: 2026 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 455/1012

Time elapsed: 2031 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
48 EU EXCL 460/1012

Time elapsed: 2036 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2041 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL)
lola: time limit : 1559 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 5/1559

Time elapsed: 2046 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 10/1559

Time elapsed: 2051 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 15/1559

Time elapsed: 2056 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 20/1559

Time elapsed: 2061 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 25/1559

Time elapsed: 2066 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 30/1559

Time elapsed: 2071 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 35/1559

Time elapsed: 2076 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 40/1559

Time elapsed: 2081 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 45/1559

Time elapsed: 2086 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 50/1559

Time elapsed: 2091 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 55/1559

Time elapsed: 2096 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 60/1559

Time elapsed: 2101 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 65/1559

Time elapsed: 2106 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 70/1559

Time elapsed: 2111 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 75/1559

Time elapsed: 2116 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 80/1559

Time elapsed: 2121 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 85/1559

Time elapsed: 2126 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 90/1559

Time elapsed: 2131 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 95/1559

Time elapsed: 2136 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 100/1559

Time elapsed: 2141 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 105/1559

Time elapsed: 2146 secs. Pages
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT
7 CTL EXCL 110/1559

Time elapsed: 2151 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL)
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

PENDING FORMULAS: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-13:

TASK CATEGORY TYPE TIME/TLIMIT

Time elapsed: 2156 secs. Pages
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open

FINAL RESULTS
FINISHED FORMULA: CATEGORY
PermAdmissibility-PT-50-CTLFireability-00:
PermAdmissibility-PT-50-CTLFireability-01:
PermAdmissibility-PT-50-CTLFireability-02:
PermAdmissibility-PT-50-CTLFireability-03:
PermAdmissibility-PT-50-CTLFireability-04:
PermAdmissibility-PT-50-CTLFireability-05:
PermAdmissibility-PT-50-CTLFireability-06:
PermAdmissibility-PT-50-CTLFireability-07:
PermAdmissibility-PT-50-CTLFireability-08:
PermAdmissibility-PT-50-CTLFireability-09:
PermAdmissibility-PT-50-CTLFireability-10:
PermAdmissibility-PT-50-CTLFireability-11:
PermAdmissibility-PT-50-CTLFireability-12:
PermAdmissibility-PT-50-CTLFireability-13:
PermAdmissibility-PT-50-CTLFireability-14:
PermAdmissibility-PT-50-CTLFireability-15:

Time elapsed: 2156 secs. Pages
l-167863538400546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ssh) ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... ================================================= examination is CTLFireability 00546 =========================== 01:18 CTLCardinality.txt 01:18 CTLCardinality.xml 01:17 CTLFireability.txt 01:17 CTLFireability.xml 11:40 GenericPropertiesDefinition.xml 11:40 GenericPropertiesVerdict.xml 16:31 LTLCardinality.txt 16:31 LTLCardinality.xml 16:31 LTLFireability.txt 16:31 LTLFireability.xml 01:21 ReachabilityCardinality.txt 01:21 ReachabilityCardinality.xml 01:20 ReachabilityFireability.txt 01:20 ReachabilityFireability.xml 16:31 UpperBounds.txt 16:31 UpperBounds.xml 5 18:23 equiv_col 5 18:23 instance 5 18:23 iscolored 5 18:23 model.pnml by BenchKit (invocation template) booleans result vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML] pnml file : /home/mcc/execution/model.pnml time of PNML (sax parser for PT used): 199 ms 168 places. 592 transitions. PT model containing 168 places and 592 transitions and 3456 arcs in 367 ms. xecution/CTLFireability.xml in 71 ms. Attempting structural reductions. LTL mode, iteration 0 : 168/168 places, 592/592 transitions. 0 transitions. rules applied. Total rules applied 64 place count 104 transition count 592 ms. Remains 104 /168 variables (removed 64) and now considering 592/592 (removed 0) transitions. 16 place invariants in 31 ms Places using invariants in 298 ms returned [] cache hit. Places using invariants and state equation in 471 ms returned [] State Equation took 820 ms to find 0 implicit places. cache hit. Transitions using invariants and state equation in 611 ms found 0 transitions. LTL mode, iteration 1 : 104/168 places, 592/592 transitions. LTL mode , in 1 iterations and 1473 ms. Remains : 104/168 places, 592/592 transitions. after structural reductions. gal took : 162 ms gal took : 124 ms system was already deterministic with 592 transitions. steps, including 12 resets, run finished after 195 ms. (steps per millisecond=51 ) properties (out of 81) seen :53 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=22 ) properties (out of 28) seen :1 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 27) seen :0 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 27) seen :0 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 27) seen :1 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 26) seen :0 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 26) seen :0 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 26) seen :8 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 18) seen :0 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 18) seen :0 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :0 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 18) seen :0 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 18) seen :1 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 17) seen :0 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 17) seen :1 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 16) seen :0 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 16) seen :0 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 16) seen :0 cache hit. check using 0 positive and 16 generalized place invariants in 14 ms returned sat 253ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:16 check using 0 positive and 16 generalized place invariants in 12 ms returned sat 4660ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :16 8085ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :16 11365ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :16 including 0 resets, run visited all 2 properties in 16 ms. (steps per millisecond=14 ) in 254 ms. gal took : 113 ms gal took : 86 ms system was already deterministic with 592 transitions. places and 592 stable transitions are unavoidable. place count 104 transition count 592 Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false). 2 formulas. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 13 rule applications. Total rules 13 place count 91 transition count 468 13 rules applied. Total rules applied 26 place count 91 transition count 468 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions. LTL mode , in 1 iterations and 12 ms. Remains : 91/104 places, 468/592 transitions. gal took : 31 ms gal took : 34 ms system was already deterministic with 468 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 13 rule applications. Total rules 13 place count 91 transition count 468 13 rules applied. Total rules applied 26 place count 91 transition count 468 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions. LTL mode , in 1 iterations and 6 ms. Remains : 91/104 places, 468/592 transitions. gal took : 28 ms gal took : 33 ms system was already deterministic with 468 transitions. SI_CTL mode, iteration 0 : 104/104 places, 592/592 transitions. 13 rule applications. Total rules 13 place count 91 transition count 468 13 rules applied. Total rules applied 26 place count 91 transition count 468 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions. SI_CTL mode , in 1 iterations and 59 ms. Remains : 91/104 places, 468/592 transitions. gal took : 44 ms gal took : 52 ms system was already deterministic with 468 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 26 rule applications. Total rules 26 place count 78 transition count 344 26 rules applied. Total rules applied 52 place count 78 transition count 344 24 rule applications. Total rules 76 place count 54 transition count 108 24 rules applied. Total rules applied 100 place count 54 transition count 108 ms. Remains 54 /104 variables (removed 50) and now considering 108/592 (removed 484) transitions. LTL mode , in 1 iterations and 23 ms. Remains : 54/104 places, 108/592 transitions. gal took : 9 ms gal took : 10 ms system was already deterministic with 108 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. Remains 104 /104 variables (removed 0) and now considering 592/592 (removed 0) transitions. LTL mode , in 1 iterations and 4 ms. Remains : 104/104 places, 592/592 transitions. gal took : 41 ms gal took : 46 ms system was already deterministic with 592 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 13 rule applications. Total rules 13 place count 91 transition count 468 13 rules applied. Total rules applied 26 place count 91 transition count 468 ms. Remains 91 /104 variables (removed 13) and now considering 468/592 (removed 124) transitions. LTL mode , in 1 iterations and 9 ms. Remains : 91/104 places, 468/592 transitions. gal took : 20 ms gal took : 24 ms system was already deterministic with 468 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 26 rule applications. Total rules 26 place count 78 transition count 344 26 rules applied. Total rules applied 52 place count 78 transition count 344 24 rule applications. Total rules 76 place count 54 transition count 108 24 rules applied. Total rules applied 100 place count 54 transition count 108 2 rule applications. Total rules 102 place count 52 transition count 92 2 rules applied. Total rules applied 104 place count 52 transition count 92 ms. Remains 52 /104 variables (removed 52) and now considering 92/592 (removed 500) transitions. LTL mode , in 1 iterations and 17 ms. Remains : 52/104 places, 92/592 transitions. gal took : 5 ms gal took : 5 ms system was already deterministic with 92 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. Remains 104 /104 variables (removed 0) and now considering 592/592 (removed 0) transitions. LTL mode , in 1 iterations and 3 ms. Remains : 104/104 places, 592/592 transitions. gal took : 30 ms gal took : 38 ms system was already deterministic with 592 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 13 rule applications. Total rules 13 place count 91 transition count 438 13 rules applied. Total rules applied 26 place count 91 transition count 438 4 rule applications. Total rules 30 place count 87 transition count 378 4 rules applied. Total rules applied 34 place count 87 transition count 378 ms. Remains 87 /104 variables (removed 17) and now considering 378/592 (removed 214) transitions. LTL mode , in 1 iterations and 9 ms. Remains : 87/104 places, 378/592 transitions. gal took : 16 ms gal took : 17 ms system was already deterministic with 378 transitions. SI_CTL mode, iteration 0 : 104/104 places, 592/592 transitions. 22 rule applications. Total rules 22 place count 82 transition count 360 22 rules applied. Total rules applied 44 place count 82 transition count 360 14 rule applications. Total rules 58 place count 68 transition count 186 14 rules applied. Total rules applied 72 place count 68 transition count 186 ms. Remains 68 /104 variables (removed 36) and now considering 186/592 (removed 406) transitions. SI_CTL mode , in 1 iterations and 23 ms. Remains : 68/104 places, 186/592 transitions. gal took : 11 ms gal took : 11 ms system was already deterministic with 186 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 19 rule applications. Total rules 19 place count 85 transition count 376 19 rules applied. Total rules applied 38 place count 85 transition count 376 7 rule applications. Total rules 45 place count 78 transition count 278 7 rules applied. Total rules applied 52 place count 78 transition count 278 ms. Remains 78 /104 variables (removed 26) and now considering 278/592 (removed 314) transitions. LTL mode , in 1 iterations and 11 ms. Remains : 78/104 places, 278/592 transitions. gal took : 14 ms gal took : 13 ms system was already deterministic with 278 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 24 rule applications. Total rules 24 place count 80 transition count 352 24 rules applied. Total rules applied 48 place count 80 transition count 352 14 rule applications. Total rules 62 place count 66 transition count 180 14 rules applied. Total rules applied 76 place count 66 transition count 180 1 rule applications. Total rules 77 place count 65 transition count 172 1 rules applied. Total rules applied 78 place count 65 transition count 172 ms. Remains 65 /104 variables (removed 39) and now considering 172/592 (removed 420) transitions. LTL mode , in 1 iterations and 9 ms. Remains : 65/104 places, 172/592 transitions. gal took : 9 ms gal took : 10 ms system was already deterministic with 172 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 16 rule applications. Total rules 16 place count 88 transition count 400 16 rules applied. Total rules applied 32 place count 88 transition count 400 9 rule applications. Total rules 41 place count 79 transition count 276 9 rules applied. Total rules applied 50 place count 79 transition count 276 ms. Remains 79 /104 variables (removed 25) and now considering 276/592 (removed 316) transitions. LTL mode , in 1 iterations and 8 ms. Remains : 79/104 places, 276/592 transitions. gal took : 15 ms gal took : 16 ms system was already deterministic with 276 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 20 rule applications. Total rules 20 place count 84 transition count 372 20 rules applied. Total rules applied 40 place count 84 transition count 372 7 rule applications. Total rules 47 place count 77 transition count 272 7 rules applied. Total rules applied 54 place count 77 transition count 272 ms. Remains 77 /104 variables (removed 27) and now considering 272/592 (removed 320) transitions. LTL mode , in 1 iterations and 8 ms. Remains : 77/104 places, 272/592 transitions. gal took : 14 ms gal took : 15 ms system was already deterministic with 272 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 17 rule applications. Total rules 17 place count 87 transition count 390 17 rules applied. Total rules applied 34 place count 87 transition count 390 4 rule applications. Total rules 38 place count 83 transition count 330 4 rules applied. Total rules applied 42 place count 83 transition count 330 ms. Remains 83 /104 variables (removed 21) and now considering 330/592 (removed 262) transitions. LTL mode , in 1 iterations and 6 ms. Remains : 83/104 places, 330/592 transitions. gal took : 14 ms gal took : 27 ms system was already deterministic with 330 transitions. LTL mode, iteration 0 : 104/104 places, 592/592 transitions. 24 rule applications. Total rules 24 place count 80 transition count 352 24 rules applied. Total rules applied 48 place count 80 transition count 352 14 rule applications. Total rules 62 place count 66 transition count 176 14 rules applied. Total rules applied 76 place count 66 transition count 176 1 rule applications. Total rules 77 place count 65 transition count 168 1 rules applied. Total rules applied 78 place count 65 transition count 168 ms. Remains 65 /104 variables (removed 39) and now considering 168/592 (removed 424) transitions. LTL mode , in 1 iterations and 11 ms. Remains : 65/104 places, 168/592 transitions. gal took : 13 ms gal took : 13 ms system was already deterministic with 168 transitions. gal took : 115 ms gal took : 97 ms to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 36 ms. to PNML in file /home/mcc/execution/model.sr.pnml of net with 104 places, 592 transitions and 2944 arcs took 4 ms. ITS could not solve within timeout reducer/bin//../../lola/bin/ TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT tools/pylibs ylibs t/itstools/pylibs: ols/pylibs: in//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar ../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML on/367/model.pnml net n/367/model.pnml cution/367/CTLFireability.xml write.k:322 write.k:337 write.k:296 write.k:322 write.k:337 write.k:296 write.k:296 write.k:478 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:250 write.k:553 write.k:317 write.k:322 write.k:337 write.k:296 write.k:296 write.k:317 write.k:325 write.k:331 write.k:296 write.k:296 write.k:250 write.k:250 write.k:314 write.k:325 write.k:340 write.k:299 write.k:299 write.k:314 write.k:322 write.k:328 write.k:299 write.k:314 write.k:299 write.k:325 write.k:334 write.k:296 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:325 write.k:337 write.k:317 write.k:322 write.k:337 write.k:296 write.k:296 write.k:317 write.k:325 write.k:331 write.k:296 write.k:317 write.k:296 write.k:322 write.k:334 write.k:299 write.k:314 write.k:296 write.k:314 write.k:325 write.k:331 write.k:314 write.k:325 write.k:328 write.k:296 write.k:322 write.k:334 write.k:296 write.k:317 write.k:322 write.k:334 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:317 write.k:296 write.k:322 write.k:337 write.k:296 write.k:296 write.k:472 write.k:322 write.k:331 write.k:296 write.k:322 write.k:337 write.k:322 write.k:337 write.k:296 write.k:296 write.k:296 write.k:550 write.k:472 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:253 write.k:394 write.k:472 write.k:550 write.k:550 write.k:322 write.k:328 write.k:296 write.k:322 write.k:328 write.k:296 write.k:322 write.k:328 write.k:325 write.k:331 write.k:299 write.k:451 write.k:451 write.k:250 write.k:250 write.k:250 write.k:250 write.k:96 write.k:182 write.k:253 write.k:322 write.k:337 write.k:317 write.k:322 write.k:334 write.k:296 write.k:317 write.k:296 write.k:314 write.k:325 write.k:331 write.k:296 write.k:322 write.k:334 write.k:296 write.k:314 write.k:322 write.k:334 write.k:296 write.k:325 write.k:334 write.k:296 write.k:325 write.k:337 write.k:322 write.k:337 write.k:296 write.k:296 write.k:322 write.k:337 write.k:296 write.k:296 write.k:325 write.k:337 write.k:296 write.k:296 write.k:98 write.k:168 write.k:325 write.k:331 write.k:296 write.k:325 write.k:337 write.k:322 write.k:337 write.k:325 write.k:328 write.k:322 write.k:331 write.k:296 write.k:296 write.k:317 write.k:322 write.k:334 write.k:296 write.k:296 places removed write.k:806 write.k:812 for 21 PermAdmissibility-PT-50-CTLFireability-07 write.k:659 write.k:661 write.k:666 write.k:659 write.k:663 write.k:668 write.k:668 write.k:668 write.k:679 write.k:679 write.k:738 write.k:694 EXCL) for PermAdmissibility-PT-50-CTLFireability-07 16 15 0.000000 1 for 21 PermAdmissibility-PT-50-CTLFireability-07 write.k:721 write.k:787 write.k:812 write.k:814 write.k:807 write.k:806 write.k:813 write.k:812 write.k:813 write.k:807 write.k:810 write.k:810 write.k:808 write.k:811 write.k:812 write.k:812 write.k:812 write.k:806 write.k:811 write.k:809 write.k:807 write.k:808 write.k:813 write.k:813 write.k:812 write.k:809 write.k:721 write.k:787 write.k:754 write.k:787 write.k:726 write.k:787 write.k:721 write.k:787 for 21 PermAdmissibility-PT-50-CTLFireability-07 for 21 PermAdmissibility-PT-50-CTLFireability-07 for 21 PermAdmissibility-PT-50-CTLFireability-07 write.k:721 write.k:787 write.k:749 write.k:787 FNDP) for PermAdmissibility-PT-50-CTLFireability-07 14 1 0.000000 0 EXCL) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete) EQUN) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete) SRCH) for PermAdmissibility-PT-50-CTLFireability-07 (obsolete) for 18 PermAdmissibility-PT-50-CTLFireability-06 write.k:806 write.k:806 write.k:809 write.k:808 write.k:811 write.k:807 write.k:809 write.k:808 write.k:810 write.k:813 write.k:807 write.k:811 write.k:807 write.k:813 write.k:807 write.k:810 write.k:815 xecution/367/CTLFireability-84.sara. is non-deterministic write.k:815 write.k:812 write.k:812 write.k:811 write.k:807 write.k:811 write.k:814 write.k:811 write.k:813 write.k:806 write.k:807 write.k:812 write.k:806 write.k:808 write.k:812 write.k:811 write.k:807 write.k:813 write.k:807 write.k:807 write.k:812 write.k:810 write.k:806 write.k:810 write.k:810 write.k:815 write.k:806 write.k:813 write.k:814 write.k:814 write.k:812 write.k:806 write.k:813 write.k:721 write.k:788 write.k:721 write.k:788 write.k:721 write.k:788 for 62 PermAdmissibility-PT-50-CTLFireability-14 for 62 PermAdmissibility-PT-50-CTLFireability-14 for 62 PermAdmissibility-PT-50-CTLFireability-14 write.k:721 write.k:788 write.k:812 write.k:813 write.k:807 write.k:809 write.k:807 write.k:811 write.k:810 write.k:810 write.k:812 write.k:813 write.k:812 write.k:811 write.k:807 write.k:807 FNDP) for PermAdmissibility-PT-50-CTLFireability-14 34 1 0.000000 0 SRCH) for PermAdmissibility-PT-50-CTLFireability-14 22 21 0.000000 1 EQUN) for PermAdmissibility-PT-50-CTLFireability-14 (obsolete) xecution/367/CTLFireability-92.sara. is non-deterministic write.k:808 write.k:811 write.k:810 write.k:807 write.k:815 write.k:808 write.k:811 write.k:807 write.k:808 write.k:813 write.k:809 write.k:808 write.k:806 write.k:807 write.k:807 write.k:813 EQUN) for PermAdmissibility-PT-50-CTLFireability-14 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 8 0 0 4 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-PT-50-CTLFireability-06 118955 m, 23791 m/sec, 580525 t fired, . EQUN) for PermAdmissibility-PT-50-CTLFireability-07 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-06 286687 m, 33546 m/sec, 1499495 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-06 451842 m, 33031 m/sec, 2444160 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-06 614356 m, 32502 m/sec, 3393327 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-06 776871 m, 32503 m/sec, 4362192 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-06 928811 m, 30388 m/sec, 5282580 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-06 1085181 m, 31274 m/sec, 6204827 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-06 1240962 m, 31156 m/sec, 7189426 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-06 1398911 m, 31589 m/sec, 8184963 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-06 1556865 m, 31590 m/sec, 9151167 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-06 1699291 m, 28485 m/sec, 10073341 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-06 1856903 m, 31522 m/sec, 11034846 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-06 2008296 m, 30278 m/sec, 11963601 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-06 2163849 m, 31110 m/sec, 12939201 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-06 2316104 m, 30451 m/sec, 13935658 t fired, . in use: 10 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-06 2469537 m, 30686 m/sec, 14950558 t fired, . in use: 10 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-06 2619102 m, 29913 m/sec, 16001717 t fired, . in use: 11 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-06 2779738 m, 32127 m/sec, 16944131 t fired, . in use: 12 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-06 2933088 m, 30670 m/sec, 17926363 t fired, . in use: 12 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-06 3072268 m, 27836 m/sec, 18840555 t fired, . in use: 13 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-06 3220767 m, 29699 m/sec, 19857551 t fired, . in use: 13 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-06 3346867 m, 25220 m/sec, 20739049 t fired, . in use: 14 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-06 3492521 m, 29130 m/sec, 21579681 t fired, . in use: 14 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-06 3648359 m, 31167 m/sec, 22549660 t fired, . in use: 15 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-06 3800063 m, 30340 m/sec, 23543106 t fired, . in use: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-06 3951503 m, 30288 m/sec, 24535625 t fired, . in use: 16 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-06 4104817 m, 30662 m/sec, 25556008 t fired, . in use: 17 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-06 4256175 m, 30271 m/sec, 26571743 t fired, . in use: 17 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-06 4403808 m, 29526 m/sec, 27592510 t fired, . in use: 18 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-06 4553387 m, 29915 m/sec, 28611187 t fired, . in use: 19 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-06 4699681 m, 29258 m/sec, 29648055 t fired, . in use: 19 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-06 4844963 m, 29056 m/sec, 30701537 t fired, . in use: 20 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-06 5017220 m, 34451 m/sec, 31585629 t fired, . in use: 20 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-06 5184086 m, 33373 m/sec, 32515191 t fired, . in use: 21 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-06 5341375 m, 31457 m/sec, 33409361 t fired, . in use: 22 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-06 5487982 m, 29321 m/sec, 34295332 t fired, . in use: 22 EXCL) for PermAdmissibility-PT-50-CTLFireability-06 (local timeout) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 1 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS in use: 23 for 77 PermAdmissibility-PT-50-CTLFireability-15 for 18 PermAdmissibility-PT-50-CTLFireability-06 EXCL) for PermAdmissibility-PT-50-CTLFireability-15 801 803 0.000000 1 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 1/5 PermAdmissibility-PT-50-CTLFireability-06 148264 m, -1067943 m/sec, 739996 t fired, . in use: 25 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-PT-50-CTLFireability-06 309051 m, 32157 m/sec, 1632991 t fired, . in use: 25 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-PT-50-CTLFireability-06 470439 m, 32277 m/sec, 2545587 t fired, . in use: 25 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-PT-50-CTLFireability-06 628744 m, 31661 m/sec, 3479745 t fired, . in use: 26 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-06 786101 m, 31471 m/sec, 4420035 t fired, . in use: 27 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-06 943172 m, 31414 m/sec, 5361233 t fired, . in use: 27 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-06 1099971 m, 31359 m/sec, 6296495 t fired, . in use: 28 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 1 0 1 0 0 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-06 1253186 m, 30643 m/sec, 7262162 t fired, . in use: 28 EXCL) for PermAdmissibility-PT-50-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 DISJ 0 3 0 0 7 0 0 1 MEM PG/PGLIMIT FORMULA STATUS in use: 28 for 62 PermAdmissibility-PT-50-CTLFireability-14 EXCL) for PermAdmissibility-PT-50-CTLFireability-14 801 800 0.000000 1 for 62 PermAdmissibility-PT-50-CTLFireability-14 EXCL) for PermAdmissibility-PT-50-CTLFireability-14 1 0.000000 1 for 59 PermAdmissibility-PT-50-CTLFireability-13 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-13 432574 m, 86514 m/sec, 3860740 t fired, . in use: 28 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-13 818809 m, 77247 m/sec, 8062199 t fired, . in use: 28 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-13 1081499 m, 52538 m/sec, 12509466 t fired, . in use: 30 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-13 1338090 m, 51318 m/sec, 16856484 t fired, . in use: 31 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-13 1584117 m, 49205 m/sec, 21222947 t fired, . in use: 33 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-13 1829434 m, 49063 m/sec, 25520488 t fired, . in use: 34 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-13 2072587 m, 48630 m/sec, 29788069 t fired, . in use: 36 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-13 2313511 m, 48184 m/sec, 34029600 t fired, . in use: 37 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-13 2552434 m, 47784 m/sec, 38241315 t fired, . in use: 38 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-13 2790634 m, 47640 m/sec, 42401078 t fired, . in use: 40 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-13 3068397 m, 55552 m/sec, 46779727 t fired, . in use: 41 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-13 3303980 m, 47116 m/sec, 51091090 t fired, . in use: 43 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-13 3529565 m, 45117 m/sec, 55392029 t fired, . in use: 44 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-13 3750625 m, 44212 m/sec, 59650194 t fired, . in use: 45 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-13 3960761 m, 42027 m/sec, 63845111 t fired, . in use: 46 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-13 4177630 m, 43373 m/sec, 68045555 t fired, . in use: 48 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-13 4395750 m, 43624 m/sec, 72271422 t fired, . in use: 49 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-13 4604137 m, 41677 m/sec, 76468905 t fired, . in use: 50 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-13 4813144 m, 41801 m/sec, 80595200 t fired, . in use: 51 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-PT-50-CTLFireability-13 5020625 m, 41496 m/sec, 84731956 t fired, . in use: 53 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-13 5226993 m, 41273 m/sec, 88826430 t fired, . in use: 54 VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-13 5436732 m, 41947 m/sec, 92992647 t fired, . in use: 55 EXCL) for PermAdmissibility-PT-50-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 56 PermAdmissibility-PT-50-CTLFireability-12 EXCL) for PermAdmissibility-PT-50-CTLFireability-12 851 850 0.000000 1 for 53 PermAdmissibility-PT-50-CTLFireability-11 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-11 228148 m, 45629 m/sec, 1757510 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-11 456839 m, 45738 m/sec, 3627108 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-11 682074 m, 45047 m/sec, 5487470 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-11 810462 m, 25677 m/sec, 7157454 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-11 919607 m, 21829 m/sec, 8806646 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-11 1025324 m, 21143 m/sec, 10449699 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-11 1118823 m, 18699 m/sec, 12053718 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-11 1220939 m, 20423 m/sec, 13679637 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-11 1327881 m, 21388 m/sec, 15324269 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-11 1418309 m, 18085 m/sec, 16917351 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-11 1524005 m, 21139 m/sec, 18564178 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-11 1615088 m, 18216 m/sec, 20156752 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-11 1722277 m, 21437 m/sec, 21803211 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-11 1811276 m, 17799 m/sec, 23382802 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-11 1921502 m, 22045 m/sec, 25037824 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-11 2004463 m, 16592 m/sec, 26594003 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-11 2100880 m, 19283 m/sec, 28208583 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-11 2205070 m, 20838 m/sec, 29834830 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-11 2294986 m, 17983 m/sec, 31415221 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-11 2401944 m, 21391 m/sec, 33060408 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-11 2488912 m, 17393 m/sec, 34624889 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-11 2583829 m, 18983 m/sec, 36224255 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-11 2696641 m, 22562 m/sec, 37878287 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-11 2774347 m, 15541 m/sec, 39408801 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-11 2893961 m, 23922 m/sec, 41082389 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-11 3012740 m, 23755 m/sec, 42743769 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-11 3108029 m, 19057 m/sec, 44353326 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-11 3197973 m, 17988 m/sec, 45958563 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-11 3287454 m, 17896 m/sec, 47577276 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-11 3377703 m, 18049 m/sec, 49183865 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-11 3467640 m, 17987 m/sec, 50801324 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-11 3557815 m, 18035 m/sec, 52411119 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-11 3644760 m, 17389 m/sec, 54013315 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-11 3736336 m, 18315 m/sec, 55634607 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-11 3818445 m, 16421 m/sec, 57213717 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-11 3905164 m, 17343 m/sec, 58806472 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-11 3986688 m, 16304 m/sec, 60384652 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-11 4078753 m, 18413 m/sec, 61987861 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-11 4161815 m, 16612 m/sec, 63572272 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-11 4245682 m, 16773 m/sec, 65172426 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-11 4340769 m, 19017 m/sec, 66798794 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-11 4419906 m, 15827 m/sec, 68364273 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-11 4503057 m, 16630 m/sec, 69948014 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-11 4586751 m, 16738 m/sec, 71542953 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-11 4682264 m, 19102 m/sec, 73167680 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-11 4761229 m, 15793 m/sec, 74724345 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-11 4838536 m, 15461 m/sec, 76288002 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-11 4924480 m, 17188 m/sec, 77878191 t fired, . in use: 55 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-11 5006861 m, 16476 m/sec, 79461208 t fired, . in use: 55 EXCL) for PermAdmissibility-PT-50-CTLFireability-11 (local timeout) VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 55 for 50 PermAdmissibility-PT-50-CTLFireability-10 for 53 PermAdmissibility-PT-50-CTLFireability-11 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-10 907888 m, 181577 m/sec, 1096786 t fired, . 2/5 PermAdmissibility-PT-50-CTLFireability-11 228438 m, -955684 m/sec, 1759955 t fired, . in use: 60 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-10 1811556 m, 180733 m/sec, 2243376 t fired, . 3/5 PermAdmissibility-PT-50-CTLFireability-11 450742 m, 44460 m/sec, 3576964 t fired, . in use: 66 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-10 2685965 m, 174881 m/sec, 3426495 t fired, . 5/5 PermAdmissibility-PT-50-CTLFireability-11 668665 m, 43584 m/sec, 5374949 t fired, . in use: 73 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-10 3532866 m, 169380 m/sec, 4649272 t fired, . 5/5 PermAdmissibility-PT-50-CTLFireability-11 801823 m, 26631 m/sec, 7024939 t fired, . in use: 77 EXCL) for PermAdmissibility-PT-50-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-10 4343447 m, 162116 m/sec, 5875747 t fired, . in use: 78 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-10 5127434 m, 156797 m/sec, 7242722 t fired, . in use: 81 VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-10 5950566 m, 164626 m/sec, 8587681 t fired, . in use: 85 EXCL) for PermAdmissibility-PT-50-CTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 3 0 0 9 0 0 3 CTL 0 1 0 0 1 0 0 0 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 85 for 44 PermAdmissibility-PT-50-CTLFireability-08 EXCL) for PermAdmissibility-PT-50-CTLFireability-08 801 1602 0.000000 1 for 21 PermAdmissibility-PT-50-CTLFireability-07 EXCL) for PermAdmissibility-PT-50-CTLFireability-07 1408 1407 0.000000 1 for 21 PermAdmissibility-PT-50-CTLFireability-07 EXCL) for PermAdmissibility-PT-50-CTLFireability-07 1412 1411 0.000000 1 for 15 PermAdmissibility-PT-50-CTLFireability-05 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-05 438594 m, 87718 m/sec, 3916940 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-05 824498 m, 77180 m/sec, 8153644 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-05 1088557 m, 52811 m/sec, 12623754 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-05 1344700 m, 51228 m/sec, 16991120 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-05 1593180 m, 49696 m/sec, 21381567 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-05 1840145 m, 49393 m/sec, 25699893 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-05 2083812 m, 48733 m/sec, 30000612 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-05 2327524 m, 48742 m/sec, 34276276 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-05 2568523 m, 48199 m/sec, 38529840 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-05 2822641 m, 50823 m/sec, 42720398 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-05 3090936 m, 53659 m/sec, 47138806 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-05 3324117 m, 46636 m/sec, 51489434 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-05 3550798 m, 45336 m/sec, 55818212 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-05 3774746 m, 44789 m/sec, 60113969 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-05 3984897 m, 42030 m/sec, 64329754 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-05 4204143 m, 43849 m/sec, 68578570 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-05 4421636 m, 43498 m/sec, 72817334 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-05 4632897 m, 42252 m/sec, 77054665 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-05 4844144 m, 42249 m/sec, 81211589 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-PT-50-CTLFireability-05 5060609 m, 43293 m/sec, 85374798 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-05 5264520 m, 40782 m/sec, 89539151 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-05 5482578 m, 43611 m/sec, 93709182 t fired, . in use: 85 EXCL) for PermAdmissibility-PT-50-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 85 for 12 PermAdmissibility-PT-50-CTLFireability-04 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-PT-50-CTLFireability-04 31651 m, 6330 m/sec, 70053 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-PT-50-CTLFireability-04 69588 m, 7587 m/sec, 154345 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-PT-50-CTLFireability-04 107446 m, 7571 m/sec, 238565 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-PT-50-CTLFireability-04 145333 m, 7577 m/sec, 322889 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-04 183145 m, 7562 m/sec, 407070 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-04 216671 m, 6705 m/sec, 480936 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-04 246378 m, 5941 m/sec, 546731 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-04 276040 m, 5932 m/sec, 612702 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-04 305642 m, 5920 m/sec, 678373 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-04 335266 m, 5924 m/sec, 744462 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-04 364797 m, 5906 m/sec, 810069 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-04 394399 m, 5920 m/sec, 876157 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-04 422766 m, 5673 m/sec, 939402 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-04 450902 m, 5627 m/sec, 1002131 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-04 480427 m, 5905 m/sec, 1067797 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-04 509962 m, 5907 m/sec, 1133511 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-04 539490 m, 5905 m/sec, 1199503 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-04 568992 m, 5900 m/sec, 1265411 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-04 598525 m, 5906 m/sec, 1331200 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-04 628086 m, 5912 m/sec, 1397114 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-04 657757 m, 5934 m/sec, 1463298 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-04 685383 m, 5525 m/sec, 1524274 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-04 714999 m, 5923 m/sec, 1589775 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-04 744624 m, 5925 m/sec, 1655462 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-04 774164 m, 5908 m/sec, 1721248 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-04 803731 m, 5913 m/sec, 1787066 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-04 830818 m, 5417 m/sec, 1847434 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-04 860348 m, 5906 m/sec, 1913040 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-04 889860 m, 5902 m/sec, 1978923 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-04 918785 m, 5785 m/sec, 2043410 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-04 948331 m, 5909 m/sec, 2109296 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-04 977864 m, 5906 m/sec, 2175018 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-04 1007418 m, 5910 m/sec, 2240780 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-04 1036979 m, 5912 m/sec, 2306655 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-04 1066528 m, 5909 m/sec, 2372630 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-04 1096046 m, 5903 m/sec, 2438529 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-04 1125590 m, 5908 m/sec, 2504477 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-04 1154211 m, 5724 m/sec, 2568309 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-04 1184125 m, 5982 m/sec, 2634020 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-04 1211349 m, 5444 m/sec, 2694361 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-04 1240940 m, 5918 m/sec, 2760169 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-04 1270507 m, 5913 m/sec, 2825988 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-04 1300063 m, 5911 m/sec, 2891621 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-04 1329579 m, 5903 m/sec, 2957519 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-04 1359129 m, 5910 m/sec, 3023423 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-04 1388626 m, 5899 m/sec, 3088925 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-04 1418177 m, 5910 m/sec, 3154895 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-04 1447679 m, 5900 m/sec, 3220713 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-04 1477221 m, 5908 m/sec, 3286605 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-04 1506719 m, 5899 m/sec, 3352389 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-04 1536243 m, 5904 m/sec, 3418237 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-04 1565771 m, 5905 m/sec, 3483989 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-04 1595303 m, 5906 m/sec, 3549740 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-04 1625050 m, 5949 m/sec, 3615964 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-04 1651047 m, 5199 m/sec, 3673032 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-04 1675326 m, 4855 m/sec, 3726949 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-04 1699515 m, 4837 m/sec, 3780831 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-04 1723683 m, 4833 m/sec, 3834720 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-04 1746819 m, 4627 m/sec, 3886315 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-04 1770945 m, 4825 m/sec, 3939973 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-04 1795055 m, 4822 m/sec, 3994078 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-04 1817191 m, 4427 m/sec, 4043650 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-04 1838225 m, 4206 m/sec, 4090379 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-04 1859314 m, 4217 m/sec, 4137918 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-04 1879382 m, 4013 m/sec, 4182440 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 1903291 m, 4781 m/sec, 4236402 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 1927293 m, 4800 m/sec, 4289610 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 1951239 m, 4789 m/sec, 4343751 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 1975280 m, 4808 m/sec, 4397026 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 1999236 m, 4791 m/sec, 4451248 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 2020074 m, 4167 m/sec, 4497340 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 2042065 m, 4398 m/sec, 4547133 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-04 2065543 m, 4695 m/sec, 4599227 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-04 2086730 m, 4237 m/sec, 4647182 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-04 2108348 m, 4323 m/sec, 4695776 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-04 2130232 m, 4376 m/sec, 4744121 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-04 2154111 m, 4775 m/sec, 4798239 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-04 2178089 m, 4795 m/sec, 4851314 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-04 2201991 m, 4780 m/sec, 4905482 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-04 2225988 m, 4799 m/sec, 4958765 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-04 2249819 m, 4766 m/sec, 5012672 t fired, . in use: 85 EXCL) for PermAdmissibility-PT-50-CTLFireability-04 (local timeout) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 85 for 9 PermAdmissibility-PT-50-CTLFireability-03 for 12 PermAdmissibility-PT-50-CTLFireability-04 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-03 1189457 m, 237891 m/sec, 1783411 t fired, . 1/5 PermAdmissibility-PT-50-CTLFireability-04 31612 m, -443641 m/sec, 69963 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-03 2423633 m, 246835 m/sec, 3729829 t fired, . 1/5 PermAdmissibility-PT-50-CTLFireability-04 69364 m, 7550 m/sec, 153846 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-03 3640753 m, 243424 m/sec, 5681643 t fired, . 1/5 PermAdmissibility-PT-50-CTLFireability-04 107113 m, 7549 m/sec, 237824 t fired, . in use: 85 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-03 4827020 m, 237253 m/sec, 7596975 t fired, . 1/5 PermAdmissibility-PT-50-CTLFireability-04 144786 m, 7534 m/sec, 321667 t fired, . in use: 91 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-03 6019378 m, 238471 m/sec, 9564239 t fired, . 2/5 PermAdmissibility-PT-50-CTLFireability-04 182239 m, 7490 m/sec, 405079 t fired, . in use: 97 EXCL) for PermAdmissibility-PT-50-CTLFireability-03 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-PT-50-CTLFireability-04 212263 m, 6004 m/sec, 471221 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-PT-50-CTLFireability-04 239671 m, 5481 m/sec, 531866 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-PT-50-CTLFireability-04 265772 m, 5220 m/sec, 589840 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-PT-50-CTLFireability-04 291544 m, 5154 m/sec, 647129 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/5 PermAdmissibility-PT-50-CTLFireability-04 321043 m, 5899 m/sec, 712770 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-PT-50-CTLFireability-04 350506 m, 5892 m/sec, 778416 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-PT-50-CTLFireability-04 379931 m, 5885 m/sec, 843986 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-PT-50-CTLFireability-04 409382 m, 5890 m/sec, 909390 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-PT-50-CTLFireability-04 438834 m, 5890 m/sec, 975185 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-PT-50-CTLFireability-04 468272 m, 5887 m/sec, 1040810 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/5 PermAdmissibility-PT-50-CTLFireability-04 497726 m, 5890 m/sec, 1106479 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-04 527176 m, 5890 m/sec, 1172152 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-04 553875 m, 5339 m/sec, 1231693 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-04 580536 m, 5332 m/sec, 1291132 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-04 609752 m, 5843 m/sec, 1356226 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-04 636630 m, 5375 m/sec, 1416172 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/5 PermAdmissibility-PT-50-CTLFireability-04 665757 m, 5825 m/sec, 1481036 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-04 695323 m, 5913 m/sec, 1546202 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-04 725101 m, 5955 m/sec, 1612235 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-04 754798 m, 5939 m/sec, 1678244 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-04 784495 m, 5939 m/sec, 1744252 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-04 814130 m, 5927 m/sec, 1810124 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/5 PermAdmissibility-PT-50-CTLFireability-04 843797 m, 5933 m/sec, 1876290 t fired, . in use: 101 EXCL) for PermAdmissibility-PT-50-CTLFireability-04 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 101 for 3 PermAdmissibility-PT-50-CTLFireability-01 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-01 339664 m, 67932 m/sec, 2884826 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-01 675207 m, 67108 m/sec, 6054162 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-01 1006392 m, 66237 m/sec, 9204294 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-01 1334664 m, 65654 m/sec, 12340240 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-01 1656941 m, 64455 m/sec, 15449591 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-01 1978063 m, 64224 m/sec, 18551128 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-01 2297521 m, 63891 m/sec, 21639194 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-01 2614101 m, 63316 m/sec, 24715333 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-01 2931215 m, 63422 m/sec, 27813638 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-01 3197863 m, 53329 m/sec, 31488417 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-01 3434867 m, 47400 m/sec, 35236832 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-01 3665154 m, 46057 m/sec, 38953552 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-01 3892477 m, 45464 m/sec, 42638824 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-01 4115904 m, 44685 m/sec, 46251081 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-01 4345935 m, 46006 m/sec, 49912060 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-01 4560738 m, 42960 m/sec, 53612524 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-01 4785777 m, 45007 m/sec, 57202466 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-01 4997368 m, 42318 m/sec, 60882014 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-01 5214971 m, 43520 m/sec, 64441096 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-01 5432070 m, 43419 m/sec, 68085744 t fired, . in use: 101 for PermAdmissibility-PT-50-CTLFireability-01 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 101 for 0 PermAdmissibility-PT-50-CTLFireability-00 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-00 1078150 m, 215630 m/sec, 3147881 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-00 2178354 m, 220040 m/sec, 6505549 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-00 3253254 m, 214980 m/sec, 9810631 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-00 4323865 m, 214122 m/sec, 13093796 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-00 5350560 m, 205339 m/sec, 16336675 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-00 6400039 m, 209895 m/sec, 19569569 t fired, . in use: 101 for PermAdmissibility-PT-50-CTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 1 0 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 101 for 21 PermAdmissibility-PT-50-CTLFireability-07 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-07 482064 m, 96412 m/sec, 3836974 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-07 875718 m, 78730 m/sec, 8161472 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-07 1163302 m, 57516 m/sec, 12651628 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-07 1429164 m, 53172 m/sec, 17089432 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-07 1705926 m, 55352 m/sec, 21482389 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-07 1963507 m, 51516 m/sec, 25834293 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-07 2223354 m, 51969 m/sec, 30186576 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-07 2483878 m, 52104 m/sec, 34517119 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-07 2744633 m, 52151 m/sec, 38817969 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-07 3041821 m, 59437 m/sec, 43244683 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-07 3292112 m, 50058 m/sec, 47663583 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-07 3539964 m, 49570 m/sec, 52055653 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-07 3778758 m, 47758 m/sec, 56419026 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-07 4008570 m, 45962 m/sec, 60683083 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-07 4227683 m, 43822 m/sec, 64820601 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-07 4455417 m, 45546 m/sec, 69087128 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-07 4682696 m, 45455 m/sec, 73171012 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-07 4899766 m, 43414 m/sec, 77397499 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-07 5130077 m, 46062 m/sec, 81610116 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-07 5347918 m, 43568 m/sec, 85835445 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-07 5576096 m, 45635 m/sec, 90045123 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 1 0 11 0 0 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-07 5793122 m, 43405 m/sec, 94247716 t fired, . in use: 101 EXCL) for PermAdmissibility-PT-50-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 101 for 47 PermAdmissibility-PT-50-CTLFireability-09 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 1/32 PermAdmissibility-PT-50-CTLFireability-09 116240 m, 23248 m/sec, 859441 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-09 235593 m, 23870 m/sec, 1818137 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 2/32 PermAdmissibility-PT-50-CTLFireability-09 353932 m, 23667 m/sec, 2781017 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-09 471250 m, 23463 m/sec, 3746097 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-09 588314 m, 23412 m/sec, 4709665 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 4/32 PermAdmissibility-PT-50-CTLFireability-09 705395 m, 23416 m/sec, 5675553 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-09 787593 m, 16439 m/sec, 6780308 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-09 861751 m, 14831 m/sec, 7922447 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-09 934266 m, 14503 m/sec, 9076926 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-09 1005820 m, 14310 m/sec, 10234080 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-09 1076607 m, 14157 m/sec, 11332473 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 6/32 PermAdmissibility-PT-50-CTLFireability-09 1149263 m, 14531 m/sec, 12488574 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-09 1218679 m, 13883 m/sec, 13635204 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-09 1281601 m, 12584 m/sec, 14684788 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-09 1351543 m, 13988 m/sec, 15777123 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-09 1419321 m, 13555 m/sec, 16935530 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-09 1496535 m, 15442 m/sec, 18078847 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-09 1559095 m, 12512 m/sec, 19242271 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-09 1629218 m, 14024 m/sec, 20394214 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 9/32 PermAdmissibility-PT-50-CTLFireability-09 1708180 m, 15792 m/sec, 21529414 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-09 1768471 m, 12058 m/sec, 22698316 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-09 1839111 m, 14128 m/sec, 23839777 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-09 1916105 m, 15398 m/sec, 24974333 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-09 1978939 m, 12566 m/sec, 26133648 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-09 2047171 m, 13646 m/sec, 27284623 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-09 2114774 m, 13520 m/sec, 28442970 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-09 2191860 m, 15417 m/sec, 29574339 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-09 2253955 m, 12419 m/sec, 30732196 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 12/32 PermAdmissibility-PT-50-CTLFireability-09 2322999 m, 13808 m/sec, 31885280 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-09 2396846 m, 14769 m/sec, 33000709 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-09 2461427 m, 12916 m/sec, 34078617 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-09 2524786 m, 12671 m/sec, 35234079 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-09 2593902 m, 13823 m/sec, 36385705 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-09 2666736 m, 14566 m/sec, 37495481 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-09 2731576 m, 12968 m/sec, 38562192 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-09 2790228 m, 11730 m/sec, 39606363 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-09 2873214 m, 16597 m/sec, 40722494 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-09 2942336 m, 13824 m/sec, 41883387 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-09 3024410 m, 16414 m/sec, 42986069 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-09 3093641 m, 13846 m/sec, 44088640 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 16/32 PermAdmissibility-PT-50-CTLFireability-09 3158627 m, 12997 m/sec, 45233352 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-09 3227214 m, 13717 m/sec, 46398311 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-09 3289163 m, 12389 m/sec, 47604104 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-09 3356920 m, 13551 m/sec, 48774831 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-09 3423444 m, 13304 m/sec, 49954420 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-09 3485596 m, 12430 m/sec, 51160700 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-09 3551326 m, 13146 m/sec, 52278912 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-09 3616381 m, 13011 m/sec, 53462610 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-09 3679380 m, 12599 m/sec, 54660104 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 19/32 PermAdmissibility-PT-50-CTLFireability-09 3747744 m, 13672 m/sec, 55836638 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-09 3809220 m, 12295 m/sec, 57021720 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-09 3872754 m, 12706 m/sec, 58201669 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-09 3934762 m, 12401 m/sec, 59384445 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-09 3993745 m, 11796 m/sec, 60518417 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-09 4063460 m, 13943 m/sec, 61673893 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-09 4122768 m, 11861 m/sec, 62875577 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-09 4188398 m, 13126 m/sec, 64058002 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-09 4250207 m, 12361 m/sec, 65257664 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-09 4316020 m, 13162 m/sec, 66444674 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-09 4382552 m, 13306 m/sec, 67608459 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-09 4441684 m, 11826 m/sec, 68809090 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-09 4505285 m, 12720 m/sec, 69993082 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 23/32 PermAdmissibility-PT-50-CTLFireability-09 4568151 m, 12573 m/sec, 71189075 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-09 4631176 m, 12605 m/sec, 72381807 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-09 4700970 m, 13958 m/sec, 73545142 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-09 4761572 m, 12120 m/sec, 74729902 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-09 4820309 m, 11747 m/sec, 75927400 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-09 4884089 m, 12756 m/sec, 77105762 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-09 4946303 m, 12442 m/sec, 78291328 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-09 5007913 m, 12322 m/sec, 79480054 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-09 5080561 m, 14529 m/sec, 80632532 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-09 5140172 m, 11922 m/sec, 81810921 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-09 5198600 m, 11685 m/sec, 83008301 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-09 5260563 m, 12392 m/sec, 84192994 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-09 5323610 m, 12609 m/sec, 85379569 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-09 5385013 m, 12280 m/sec, 86566154 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-09 5446458 m, 12289 m/sec, 87756322 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-09 5517199 m, 14148 m/sec, 88906367 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-09 5577999 m, 12160 m/sec, 90085048 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-09 5636061 m, 11612 m/sec, 91279593 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-09 5698540 m, 12495 m/sec, 92462534 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 29/32 PermAdmissibility-PT-50-CTLFireability-09 5760954 m, 12482 m/sec, 93649663 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-PT-50-CTLFireability-09 5823459 m, 12501 m/sec, 94836161 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-PT-50-CTLFireability-09 5882270 m, 11762 m/sec, 95971733 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-PT-50-CTLFireability-09 5955132 m, 14572 m/sec, 97120385 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-09 6014106 m, 11794 m/sec, 98294608 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-09 6072487 m, 11676 m/sec, 99485177 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-09 6129865 m, 11475 m/sec, 100681817 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-09 6194748 m, 12976 m/sec, 101856818 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-09 6256766 m, 12403 m/sec, 103041902 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-09 6318598 m, 12366 m/sec, 104231747 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-09 6380002 m, 12280 m/sec, 105412980 t fired, . in use: 101 EXCL) for PermAdmissibility-PT-50-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 101 for 6 PermAdmissibility-PT-50-CTLFireability-02 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 3/32 PermAdmissibility-PT-50-CTLFireability-02 436306 m, 87261 m/sec, 3459759 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 5/32 PermAdmissibility-PT-50-CTLFireability-02 822100 m, 77158 m/sec, 7288112 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 7/32 PermAdmissibility-PT-50-CTLFireability-02 1084036 m, 52387 m/sec, 11462197 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 8/32 PermAdmissibility-PT-50-CTLFireability-02 1339296 m, 51052 m/sec, 15540369 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 10/32 PermAdmissibility-PT-50-CTLFireability-02 1585754 m, 49291 m/sec, 19658692 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 11/32 PermAdmissibility-PT-50-CTLFireability-02 1830986 m, 49046 m/sec, 23722381 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 13/32 PermAdmissibility-PT-50-CTLFireability-02 2075382 m, 48879 m/sec, 27760473 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 14/32 PermAdmissibility-PT-50-CTLFireability-02 2316304 m, 48184 m/sec, 31772604 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 15/32 PermAdmissibility-PT-50-CTLFireability-02 2557049 m, 48149 m/sec, 35775071 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 17/32 PermAdmissibility-PT-50-CTLFireability-02 2804022 m, 49394 m/sec, 39722607 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 18/32 PermAdmissibility-PT-50-CTLFireability-02 3077271 m, 54649 m/sec, 43848855 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 20/32 PermAdmissibility-PT-50-CTLFireability-02 3311825 m, 46910 m/sec, 47941759 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 21/32 PermAdmissibility-PT-50-CTLFireability-02 3538671 m, 45369 m/sec, 52033181 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 22/32 PermAdmissibility-PT-50-CTLFireability-02 3759557 m, 44177 m/sec, 56090185 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 24/32 PermAdmissibility-PT-50-CTLFireability-02 3972519 m, 42592 m/sec, 60089760 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 25/32 PermAdmissibility-PT-50-CTLFireability-02 4189342 m, 43364 m/sec, 64080717 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 26/32 PermAdmissibility-PT-50-CTLFireability-02 4407062 m, 43544 m/sec, 68103437 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 27/32 PermAdmissibility-PT-50-CTLFireability-02 4616180 m, 41823 m/sec, 72114467 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 28/32 PermAdmissibility-PT-50-CTLFireability-02 4825801 m, 41924 m/sec, 76046666 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 30/32 PermAdmissibility-PT-50-CTLFireability-02 5035379 m, 41915 m/sec, 80011351 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 31/32 PermAdmissibility-PT-50-CTLFireability-02 5245909 m, 42106 m/sec, 83921779 t fired, . in use: 101 VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS 32/32 PermAdmissibility-PT-50-CTLFireability-02 5453661 m, 41550 m/sec, 87899626 t fired, . in use: 101 for PermAdmissibility-PT-50-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL false CTL model checker DISJ false DISJ CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 AXAF 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 11 0 1 3 EU 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 MEM PG/PGLIMIT FORMULA STATUS in use: 101 tasks 16 VALUE PRODUCED BY CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR AXAF unknown AGGR CONJ unknown CONJ CTL false CTL model checker EU unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR DISJ false DISJ CTL true CTL model checker in use: 101

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PermAdmissibility-PT-50"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PermAdmissibility-PT-50, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863538400546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PermAdmissibility-PT-50.tgz
mv PermAdmissibility-PT-50 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;