About the Execution of LoLa+red for NoC3x3-PT-1B
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3390.004 | 893279.00 | 906762.00 | 2690.40 | F?TT????TT????TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r263-smll-167863537900234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is NoC3x3-PT-1B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863537900234
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 848K
-rw-r--r-- 1 mcc users 7.3K Feb 26 09:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 09:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 26 09:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 26 09:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:28 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:28 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:28 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:28 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 09:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 164K Feb 26 09:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 09:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 09:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:28 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:28 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 362K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-00
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-01
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-02
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-03
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-04
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-05
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-06
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-07
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-08
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-09
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-10
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-11
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-12
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-13
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-14
FORMULA_NAME NoC3x3-PT-1B-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678750371172
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NoC3x3-PT-1B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-13 23:32:54] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-13 23:32:54] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-13 23:32:55] [INFO ] Load time of PNML (sax parser for PT used): 182 ms
[2023-03-13 23:32:55] [INFO ] Transformed 1416 places.
[2023-03-13 23:32:55] [INFO ] Transformed 1640 transitions.
[2023-03-13 23:32:55] [INFO ] Found NUPN structural information;
[2023-03-13 23:32:55] [INFO ] Parsed PT model containing 1416 places and 1640 transitions and 3639 arcs in 303 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
Support contains 107 out of 1416 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1416/1416 places, 1640/1640 transitions.
Discarding 330 places :
Symmetric choice reduction at 0 with 330 rule applications. Total rules 330 place count 1086 transition count 1310
Iterating global reduction 0 with 330 rules applied. Total rules applied 660 place count 1086 transition count 1310
Discarding 166 places :
Symmetric choice reduction at 0 with 166 rule applications. Total rules 826 place count 920 transition count 1144
Iterating global reduction 0 with 166 rules applied. Total rules applied 992 place count 920 transition count 1144
Ensure Unique test removed 67 transitions
Reduce isomorphic transitions removed 67 transitions.
Iterating post reduction 0 with 67 rules applied. Total rules applied 1059 place count 920 transition count 1077
Discarding 28 places :
Symmetric choice reduction at 1 with 28 rule applications. Total rules 1087 place count 892 transition count 1049
Iterating global reduction 1 with 28 rules applied. Total rules applied 1115 place count 892 transition count 1049
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 16 rules applied. Total rules applied 1131 place count 892 transition count 1033
Applied a total of 1131 rules in 519 ms. Remains 892 /1416 variables (removed 524) and now considering 1033/1640 (removed 607) transitions.
// Phase 1: matrix 1033 rows 892 cols
[2023-03-13 23:32:55] [INFO ] Computed 40 place invariants in 49 ms
[2023-03-13 23:32:56] [INFO ] Implicit Places using invariants in 701 ms returned []
[2023-03-13 23:32:56] [INFO ] Invariant cache hit.
[2023-03-13 23:32:58] [INFO ] Implicit Places using invariants and state equation in 1456 ms returned []
Implicit Place search using SMT with State Equation took 2226 ms to find 0 implicit places.
[2023-03-13 23:32:58] [INFO ] Invariant cache hit.
[2023-03-13 23:32:59] [INFO ] Dead Transitions using invariants and state equation in 1293 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 892/1416 places, 1033/1640 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4043 ms. Remains : 892/1416 places, 1033/1640 transitions.
Support contains 107 out of 892 places after structural reductions.
[2023-03-13 23:32:59] [INFO ] Flatten gal took : 266 ms
[2023-03-13 23:33:00] [INFO ] Flatten gal took : 112 ms
[2023-03-13 23:33:00] [INFO ] Input system was already deterministic with 1033 transitions.
Incomplete random walk after 10000 steps, including 9 resets, run finished after 918 ms. (steps per millisecond=10 ) properties (out of 79) seen :57
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 22) seen :0
Running SMT prover for 22 properties.
[2023-03-13 23:33:01] [INFO ] Invariant cache hit.
[2023-03-13 23:33:02] [INFO ] [Real]Absence check using 40 positive place invariants in 35 ms returned sat
[2023-03-13 23:33:03] [INFO ] After 2386ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-13 23:33:04] [INFO ] [Nat]Absence check using 40 positive place invariants in 39 ms returned sat
[2023-03-13 23:33:07] [INFO ] After 1741ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :20
[2023-03-13 23:33:07] [INFO ] Deduced a trap composed of 55 places in 101 ms of which 9 ms to minimize.
[2023-03-13 23:33:07] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 254 ms
[2023-03-13 23:33:09] [INFO ] After 4021ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :20
Attempting to minimize the solution found.
Minimization took 946 ms.
[2023-03-13 23:33:10] [INFO ] After 6420ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :20
Fused 22 Parikh solutions to 19 different solutions.
Parikh walk visited 19 properties in 777 ms.
Support contains 1 out of 892 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Graph (trivial) has 848 edges and 892 vertex of which 600 / 892 are part of one of the 20 SCC in 6 ms
Free SCC test removed 580 places
Drop transitions removed 685 transitions
Reduce isomorphic transitions removed 685 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 4 place count 312 transition count 345
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 7 place count 309 transition count 345
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 7 place count 309 transition count 332
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 33 place count 296 transition count 332
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 46 place count 283 transition count 311
Iterating global reduction 2 with 13 rules applied. Total rules applied 59 place count 283 transition count 311
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 59 place count 283 transition count 308
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 65 place count 280 transition count 308
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 69 place count 276 transition count 301
Iterating global reduction 2 with 4 rules applied. Total rules applied 73 place count 276 transition count 301
Performed 65 Post agglomeration using F-continuation condition.Transition count delta: 65
Deduced a syphon composed of 65 places in 0 ms
Reduce places removed 65 places and 0 transitions.
Iterating global reduction 2 with 130 rules applied. Total rules applied 203 place count 211 transition count 236
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -17
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 205 place count 210 transition count 253
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 207 place count 210 transition count 251
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 3 with 3 rules applied. Total rules applied 210 place count 210 transition count 248
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -11
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 212 place count 209 transition count 259
Free-agglomeration rule applied 104 times.
Iterating global reduction 3 with 104 rules applied. Total rules applied 316 place count 209 transition count 155
Reduce places removed 104 places and 0 transitions.
Drop transitions removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Graph (complete) has 297 edges and 105 vertex of which 31 are kept as prefixes of interest. Removing 74 places using SCC suffix rule.2 ms
Discarding 74 places :
Also discarding 67 output transitions
Drop transitions removed 67 transitions
Iterating post reduction 3 with 125 rules applied. Total rules applied 441 place count 31 transition count 68
Drop transitions removed 12 transitions
Reduce isomorphic transitions removed 12 transitions.
Iterating post reduction 4 with 12 rules applied. Total rules applied 453 place count 31 transition count 56
Applied a total of 453 rules in 138 ms. Remains 31 /892 variables (removed 861) and now considering 56/1033 (removed 977) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 139 ms. Remains : 31/892 places, 56/1033 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Finished Best-First random walk after 3413 steps, including 1 resets, run visited all 1 properties in 9 ms. (steps per millisecond=379 )
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-13 23:33:11] [INFO ] Flatten gal took : 45 ms
[2023-03-13 23:33:11] [INFO ] Flatten gal took : 47 ms
[2023-03-13 23:33:11] [INFO ] Input system was already deterministic with 1033 transitions.
Computed a total of 46 stabilizing places and 46 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Graph (trivial) has 849 edges and 892 vertex of which 600 / 892 are part of one of the 20 SCC in 2 ms
Free SCC test removed 580 places
Ensure Unique test removed 665 transitions
Reduce isomorphic transitions removed 665 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 4 place count 311 transition count 364
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 7 place count 308 transition count 364
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 7 place count 308 transition count 351
Deduced a syphon composed of 13 places in 2 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 33 place count 295 transition count 351
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 47 place count 281 transition count 329
Iterating global reduction 2 with 14 rules applied. Total rules applied 61 place count 281 transition count 329
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 61 place count 281 transition count 325
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 69 place count 277 transition count 325
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 74 place count 272 transition count 315
Iterating global reduction 2 with 5 rules applied. Total rules applied 79 place count 272 transition count 315
Performed 61 Post agglomeration using F-continuation condition.Transition count delta: 61
Deduced a syphon composed of 61 places in 0 ms
Reduce places removed 61 places and 0 transitions.
Iterating global reduction 2 with 122 rules applied. Total rules applied 201 place count 211 transition count 254
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 2 with 1 rules applied. Total rules applied 202 place count 210 transition count 253
Reduce places removed 5 places and 0 transitions.
Graph (trivial) has 144 edges and 205 vertex of which 24 / 205 are part of one of the 12 SCC in 1 ms
Free SCC test removed 12 places
Iterating post reduction 2 with 6 rules applied. Total rules applied 208 place count 193 transition count 253
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Iterating post reduction 3 with 24 rules applied. Total rules applied 232 place count 193 transition count 229
Applied a total of 232 rules in 101 ms. Remains 193 /892 variables (removed 699) and now considering 229/1033 (removed 804) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 101 ms. Remains : 193/892 places, 229/1033 transitions.
[2023-03-13 23:33:11] [INFO ] Flatten gal took : 13 ms
[2023-03-13 23:33:11] [INFO ] Flatten gal took : 12 ms
[2023-03-13 23:33:11] [INFO ] Input system was already deterministic with 229 transitions.
Finished random walk after 27 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=13 )
FORMULA NoC3x3-PT-1B-CTLFireability-00 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 847 transition count 988
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 847 transition count 988
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 98 place count 847 transition count 980
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 120 place count 825 transition count 958
Iterating global reduction 1 with 22 rules applied. Total rules applied 142 place count 825 transition count 958
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 151 place count 825 transition count 949
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 158 place count 818 transition count 942
Iterating global reduction 2 with 7 rules applied. Total rules applied 165 place count 818 transition count 942
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 166 place count 818 transition count 941
Applied a total of 166 rules in 148 ms. Remains 818 /892 variables (removed 74) and now considering 941/1033 (removed 92) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 149 ms. Remains : 818/892 places, 941/1033 transitions.
[2023-03-13 23:33:11] [INFO ] Flatten gal took : 33 ms
[2023-03-13 23:33:11] [INFO ] Flatten gal took : 35 ms
[2023-03-13 23:33:12] [INFO ] Input system was already deterministic with 941 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Graph (trivial) has 847 edges and 892 vertex of which 594 / 892 are part of one of the 20 SCC in 2 ms
Free SCC test removed 574 places
Ensure Unique test removed 658 transitions
Reduce isomorphic transitions removed 658 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 7 place count 317 transition count 368
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 13 place count 311 transition count 368
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 13 Pre rules applied. Total rules applied 13 place count 311 transition count 355
Deduced a syphon composed of 13 places in 1 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 2 with 26 rules applied. Total rules applied 39 place count 298 transition count 355
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 53 place count 284 transition count 333
Iterating global reduction 2 with 14 rules applied. Total rules applied 67 place count 284 transition count 333
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 67 place count 284 transition count 329
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 75 place count 280 transition count 329
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 80 place count 275 transition count 319
Iterating global reduction 2 with 5 rules applied. Total rules applied 85 place count 275 transition count 319
Performed 63 Post agglomeration using F-continuation condition.Transition count delta: 63
Deduced a syphon composed of 63 places in 0 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 2 with 126 rules applied. Total rules applied 211 place count 212 transition count 256
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 2 with 1 rules applied. Total rules applied 212 place count 211 transition count 255
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 148 edges and 205 vertex of which 26 / 205 are part of one of the 13 SCC in 0 ms
Free SCC test removed 13 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 8 rules applied. Total rules applied 220 place count 192 transition count 254
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 3 with 28 rules applied. Total rules applied 248 place count 191 transition count 227
Applied a total of 248 rules in 79 ms. Remains 191 /892 variables (removed 701) and now considering 227/1033 (removed 806) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 83 ms. Remains : 191/892 places, 227/1033 transitions.
[2023-03-13 23:33:12] [INFO ] Flatten gal took : 9 ms
[2023-03-13 23:33:12] [INFO ] Flatten gal took : 11 ms
[2023-03-13 23:33:12] [INFO ] Input system was already deterministic with 227 transitions.
Finished random walk after 435 steps, including 9 resets, run visited all 1 properties in 8 ms. (steps per millisecond=54 )
FORMULA NoC3x3-PT-1B-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 847 transition count 988
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 847 transition count 988
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 98 place count 847 transition count 980
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 118 place count 827 transition count 960
Iterating global reduction 1 with 20 rules applied. Total rules applied 138 place count 827 transition count 960
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 146 place count 827 transition count 952
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 153 place count 820 transition count 945
Iterating global reduction 2 with 7 rules applied. Total rules applied 160 place count 820 transition count 945
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 161 place count 820 transition count 944
Applied a total of 161 rules in 193 ms. Remains 820 /892 variables (removed 72) and now considering 944/1033 (removed 89) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 194 ms. Remains : 820/892 places, 944/1033 transitions.
[2023-03-13 23:33:12] [INFO ] Flatten gal took : 35 ms
[2023-03-13 23:33:12] [INFO ] Flatten gal took : 41 ms
[2023-03-13 23:33:12] [INFO ] Input system was already deterministic with 944 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 43 place count 849 transition count 990
Iterating global reduction 0 with 43 rules applied. Total rules applied 86 place count 849 transition count 990
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 94 place count 849 transition count 982
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 115 place count 828 transition count 961
Iterating global reduction 1 with 21 rules applied. Total rules applied 136 place count 828 transition count 961
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 144 place count 828 transition count 953
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 151 place count 821 transition count 946
Iterating global reduction 2 with 7 rules applied. Total rules applied 158 place count 821 transition count 946
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 159 place count 821 transition count 945
Applied a total of 159 rules in 142 ms. Remains 821 /892 variables (removed 71) and now considering 945/1033 (removed 88) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 143 ms. Remains : 821/892 places, 945/1033 transitions.
[2023-03-13 23:33:12] [INFO ] Flatten gal took : 30 ms
[2023-03-13 23:33:12] [INFO ] Flatten gal took : 33 ms
[2023-03-13 23:33:12] [INFO ] Input system was already deterministic with 945 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 847 transition count 988
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 847 transition count 988
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 99 place count 847 transition count 979
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 120 place count 826 transition count 958
Iterating global reduction 1 with 21 rules applied. Total rules applied 141 place count 826 transition count 958
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 150 place count 826 transition count 949
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 156 place count 820 transition count 943
Iterating global reduction 2 with 6 rules applied. Total rules applied 162 place count 820 transition count 943
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 163 place count 820 transition count 942
Applied a total of 163 rules in 113 ms. Remains 820 /892 variables (removed 72) and now considering 942/1033 (removed 91) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 115 ms. Remains : 820/892 places, 942/1033 transitions.
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 30 ms
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 32 ms
[2023-03-13 23:33:13] [INFO ] Input system was already deterministic with 942 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 844 transition count 985
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 844 transition count 985
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 105 place count 844 transition count 976
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 127 place count 822 transition count 954
Iterating global reduction 1 with 22 rules applied. Total rules applied 149 place count 822 transition count 954
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 158 place count 822 transition count 945
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 165 place count 815 transition count 938
Iterating global reduction 2 with 7 rules applied. Total rules applied 172 place count 815 transition count 938
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 173 place count 815 transition count 937
Applied a total of 173 rules in 100 ms. Remains 815 /892 variables (removed 77) and now considering 937/1033 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 102 ms. Remains : 815/892 places, 937/1033 transitions.
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 27 ms
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 29 ms
[2023-03-13 23:33:13] [INFO ] Input system was already deterministic with 937 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 846 transition count 987
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 846 transition count 987
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 101 place count 846 transition count 978
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 123 place count 824 transition count 956
Iterating global reduction 1 with 22 rules applied. Total rules applied 145 place count 824 transition count 956
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 154 place count 824 transition count 947
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 160 place count 818 transition count 941
Iterating global reduction 2 with 6 rules applied. Total rules applied 166 place count 818 transition count 941
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 167 place count 818 transition count 940
Applied a total of 167 rules in 94 ms. Remains 818 /892 variables (removed 74) and now considering 940/1033 (removed 93) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 95 ms. Remains : 818/892 places, 940/1033 transitions.
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 27 ms
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 28 ms
[2023-03-13 23:33:13] [INFO ] Input system was already deterministic with 940 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 848 transition count 989
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 848 transition count 989
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 96 place count 848 transition count 981
Discarding 20 places :
Symmetric choice reduction at 1 with 20 rule applications. Total rules 116 place count 828 transition count 961
Iterating global reduction 1 with 20 rules applied. Total rules applied 136 place count 828 transition count 961
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 1 with 8 rules applied. Total rules applied 144 place count 828 transition count 953
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 151 place count 821 transition count 946
Iterating global reduction 2 with 7 rules applied. Total rules applied 158 place count 821 transition count 946
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 159 place count 821 transition count 945
Applied a total of 159 rules in 110 ms. Remains 821 /892 variables (removed 71) and now considering 945/1033 (removed 88) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 112 ms. Remains : 821/892 places, 945/1033 transitions.
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 24 ms
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 24 ms
[2023-03-13 23:33:13] [INFO ] Input system was already deterministic with 945 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Graph (trivial) has 822 edges and 892 vertex of which 496 / 892 are part of one of the 19 SCC in 2 ms
Free SCC test removed 477 places
Ensure Unique test removed 539 transitions
Reduce isomorphic transitions removed 539 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 56 transitions
Trivial Post-agglo rules discarded 56 transitions
Performed 56 trivial Post agglomeration. Transition count delta: 56
Iterating post reduction 0 with 56 rules applied. Total rules applied 57 place count 414 transition count 437
Reduce places removed 56 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 64 rules applied. Total rules applied 121 place count 358 transition count 429
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 127 place count 354 transition count 427
Reduce places removed 1 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 3 with 6 rules applied. Total rules applied 133 place count 353 transition count 422
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 4 with 5 rules applied. Total rules applied 138 place count 348 transition count 422
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 17 Pre rules applied. Total rules applied 138 place count 348 transition count 405
Deduced a syphon composed of 17 places in 1 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 5 with 34 rules applied. Total rules applied 172 place count 331 transition count 405
Discarding 16 places :
Symmetric choice reduction at 5 with 16 rule applications. Total rules 188 place count 315 transition count 383
Iterating global reduction 5 with 16 rules applied. Total rules applied 204 place count 315 transition count 383
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 205 place count 315 transition count 382
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 5 Pre rules applied. Total rules applied 205 place count 315 transition count 377
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 6 with 10 rules applied. Total rules applied 215 place count 310 transition count 377
Discarding 5 places :
Symmetric choice reduction at 6 with 5 rule applications. Total rules 220 place count 305 transition count 367
Iterating global reduction 6 with 5 rules applied. Total rules applied 225 place count 305 transition count 367
Performed 68 Post agglomeration using F-continuation condition.Transition count delta: 68
Deduced a syphon composed of 68 places in 0 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 6 with 136 rules applied. Total rules applied 361 place count 237 transition count 299
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 364 place count 237 transition count 296
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 366 place count 236 transition count 295
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 7 with 7 rules applied. Total rules applied 373 place count 236 transition count 288
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 2 Pre rules applied. Total rules applied 373 place count 236 transition count 286
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 7 with 4 rules applied. Total rules applied 377 place count 234 transition count 286
Partial Post-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 7 with 3 rules applied. Total rules applied 380 place count 234 transition count 286
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 381 place count 233 transition count 285
Reduce places removed 4 places and 0 transitions.
Graph (trivial) has 148 edges and 229 vertex of which 18 / 229 are part of one of the 9 SCC in 0 ms
Free SCC test removed 9 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 7 with 6 rules applied. Total rules applied 387 place count 220 transition count 284
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 19 transitions
Reduce isomorphic transitions removed 19 transitions.
Iterating post reduction 8 with 20 rules applied. Total rules applied 407 place count 219 transition count 265
Applied a total of 407 rules in 104 ms. Remains 219 /892 variables (removed 673) and now considering 265/1033 (removed 768) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 105 ms. Remains : 219/892 places, 265/1033 transitions.
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:33:13] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:33:13] [INFO ] Input system was already deterministic with 265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 47 place count 845 transition count 986
Iterating global reduction 0 with 47 rules applied. Total rules applied 94 place count 845 transition count 986
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 102 place count 845 transition count 978
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 124 place count 823 transition count 956
Iterating global reduction 1 with 22 rules applied. Total rules applied 146 place count 823 transition count 956
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 155 place count 823 transition count 947
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 162 place count 816 transition count 940
Iterating global reduction 2 with 7 rules applied. Total rules applied 169 place count 816 transition count 940
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 170 place count 816 transition count 939
Applied a total of 170 rules in 85 ms. Remains 816 /892 variables (removed 76) and now considering 939/1033 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 86 ms. Remains : 816/892 places, 939/1033 transitions.
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 30 ms
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 23 ms
[2023-03-13 23:33:14] [INFO ] Input system was already deterministic with 939 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 846 transition count 987
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 846 transition count 987
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 101 place count 846 transition count 978
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 122 place count 825 transition count 957
Iterating global reduction 1 with 21 rules applied. Total rules applied 143 place count 825 transition count 957
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 152 place count 825 transition count 948
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 158 place count 819 transition count 942
Iterating global reduction 2 with 6 rules applied. Total rules applied 164 place count 819 transition count 942
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 165 place count 819 transition count 941
Applied a total of 165 rules in 85 ms. Remains 819 /892 variables (removed 73) and now considering 941/1033 (removed 92) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 85 ms. Remains : 819/892 places, 941/1033 transitions.
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 24 ms
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 23 ms
[2023-03-13 23:33:14] [INFO ] Input system was already deterministic with 941 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 35 place count 857 transition count 998
Iterating global reduction 0 with 35 rules applied. Total rules applied 70 place count 857 transition count 998
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 78 place count 857 transition count 990
Discarding 14 places :
Symmetric choice reduction at 1 with 14 rule applications. Total rules 92 place count 843 transition count 976
Iterating global reduction 1 with 14 rules applied. Total rules applied 106 place count 843 transition count 976
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 112 place count 843 transition count 970
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 115 place count 840 transition count 967
Iterating global reduction 2 with 3 rules applied. Total rules applied 118 place count 840 transition count 967
Applied a total of 118 rules in 91 ms. Remains 840 /892 variables (removed 52) and now considering 967/1033 (removed 66) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 92 ms. Remains : 840/892 places, 967/1033 transitions.
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 26 ms
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 27 ms
[2023-03-13 23:33:14] [INFO ] Input system was already deterministic with 967 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Graph (trivial) has 833 edges and 892 vertex of which 576 / 892 are part of one of the 20 SCC in 1 ms
Free SCC test removed 556 places
Ensure Unique test removed 632 transitions
Reduce isomorphic transitions removed 632 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 13 place count 335 transition count 388
Reduce places removed 12 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 14 rules applied. Total rules applied 27 place count 323 transition count 386
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 29 place count 321 transition count 386
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 14 Pre rules applied. Total rules applied 29 place count 321 transition count 372
Deduced a syphon composed of 14 places in 1 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 57 place count 307 transition count 372
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 71 place count 293 transition count 350
Iterating global reduction 3 with 14 rules applied. Total rules applied 85 place count 293 transition count 350
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 86 place count 293 transition count 349
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 3 Pre rules applied. Total rules applied 86 place count 293 transition count 346
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 92 place count 290 transition count 346
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 96 place count 286 transition count 339
Iterating global reduction 4 with 4 rules applied. Total rules applied 100 place count 286 transition count 339
Performed 63 Post agglomeration using F-continuation condition.Transition count delta: 63
Deduced a syphon composed of 63 places in 0 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 4 with 126 rules applied. Total rules applied 226 place count 223 transition count 276
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 227 place count 223 transition count 275
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 5 with 3 rules applied. Total rules applied 230 place count 223 transition count 272
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 230 place count 223 transition count 271
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 232 place count 222 transition count 271
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 233 place count 221 transition count 270
Reduce places removed 3 places and 0 transitions.
Graph (trivial) has 141 edges and 218 vertex of which 12 / 218 are part of one of the 6 SCC in 0 ms
Free SCC test removed 6 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 5 with 5 rules applied. Total rules applied 238 place count 212 transition count 269
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Iterating post reduction 6 with 14 rules applied. Total rules applied 252 place count 211 transition count 256
Applied a total of 252 rules in 66 ms. Remains 211 /892 variables (removed 681) and now considering 256/1033 (removed 777) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 68 ms. Remains : 211/892 places, 256/1033 transitions.
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 8 ms
[2023-03-13 23:33:14] [INFO ] Input system was already deterministic with 256 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Graph (trivial) has 833 edges and 892 vertex of which 557 / 892 are part of one of the 20 SCC in 1 ms
Free SCC test removed 537 places
Ensure Unique test removed 610 transitions
Reduce isomorphic transitions removed 610 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 21 rules applied. Total rules applied 22 place count 354 transition count 401
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 25 rules applied. Total rules applied 47 place count 333 transition count 397
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 51 place count 330 transition count 396
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 15 Pre rules applied. Total rules applied 51 place count 330 transition count 381
Deduced a syphon composed of 15 places in 1 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 81 place count 315 transition count 381
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 96 place count 300 transition count 358
Iterating global reduction 3 with 15 rules applied. Total rules applied 111 place count 300 transition count 358
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 111 place count 300 transition count 353
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 121 place count 295 transition count 353
Discarding 5 places :
Symmetric choice reduction at 3 with 5 rule applications. Total rules 126 place count 290 transition count 343
Iterating global reduction 3 with 5 rules applied. Total rules applied 131 place count 290 transition count 343
Performed 65 Post agglomeration using F-continuation condition.Transition count delta: 65
Deduced a syphon composed of 65 places in 0 ms
Reduce places removed 65 places and 0 transitions.
Iterating global reduction 3 with 130 rules applied. Total rules applied 261 place count 225 transition count 278
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 262 place count 225 transition count 277
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 4 with 4 rules applied. Total rules applied 266 place count 225 transition count 273
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 266 place count 225 transition count 272
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 268 place count 224 transition count 272
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 4 with 1 rules applied. Total rules applied 269 place count 223 transition count 271
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 152 edges and 217 vertex of which 20 / 217 are part of one of the 10 SCC in 1 ms
Free SCC test removed 10 places
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 4 with 10 rules applied. Total rules applied 279 place count 207 transition count 268
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 23 transitions
Reduce isomorphic transitions removed 23 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 5 with 27 rules applied. Total rules applied 306 place count 204 transition count 244
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 308 place count 203 transition count 243
Applied a total of 308 rules in 63 ms. Remains 203 /892 variables (removed 689) and now considering 243/1033 (removed 790) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 63 ms. Remains : 203/892 places, 243/1033 transitions.
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 7 ms
[2023-03-13 23:33:14] [INFO ] Input system was already deterministic with 243 transitions.
Starting structural reductions in LTL mode, iteration 0 : 892/892 places, 1033/1033 transitions.
Discarding 46 places :
Symmetric choice reduction at 0 with 46 rule applications. Total rules 46 place count 846 transition count 987
Iterating global reduction 0 with 46 rules applied. Total rules applied 92 place count 846 transition count 987
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 100 place count 846 transition count 979
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 122 place count 824 transition count 957
Iterating global reduction 1 with 22 rules applied. Total rules applied 144 place count 824 transition count 957
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 153 place count 824 transition count 948
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 160 place count 817 transition count 941
Iterating global reduction 2 with 7 rules applied. Total rules applied 167 place count 817 transition count 941
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 168 place count 817 transition count 940
Applied a total of 168 rules in 85 ms. Remains 817 /892 variables (removed 75) and now considering 940/1033 (removed 93) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 88 ms. Remains : 817/892 places, 940/1033 transitions.
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 25 ms
[2023-03-13 23:33:14] [INFO ] Flatten gal took : 22 ms
[2023-03-13 23:33:14] [INFO ] Input system was already deterministic with 940 transitions.
[2023-03-13 23:33:15] [INFO ] Flatten gal took : 24 ms
[2023-03-13 23:33:15] [INFO ] Flatten gal took : 25 ms
[2023-03-13 23:33:15] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-13 23:33:15] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 892 places, 1033 transitions and 2395 arcs took 6 ms.
Total runtime 20233 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT NoC3x3-PT-1B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA NoC3x3-PT-1B-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-1B-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-1B-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-1B-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA NoC3x3-PT-1B-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678751264451
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 34 (type EXCL) for 33 NoC3x3-PT-1B-CTLFireability-13
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:716
lola: rewrite Frontend/Parser/formula_rewrite.k:688
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 46 (type FNDP) for 36 NoC3x3-PT-1B-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 47 (type EQUN) for 36 NoC3x3-PT-1B-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type SRCH) for 36 NoC3x3-PT-1B-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 46 (type FNDP) for NoC3x3-PT-1B-CTLFireability-14
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 47 (type EQUN) for NoC3x3-PT-1B-CTLFireability-14 (obsolete)
lola: CANCELED task # 49 (type SRCH) for NoC3x3-PT-1B-CTLFireability-14 (obsolete)
lola: FINISHED task # 49 (type SRCH) for NoC3x3-PT-1B-CTLFireability-14
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/374/CTLFireability-47.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 47 (type EQUN) for NoC3x3-PT-1B-CTLFireability-14
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 4/256 2/32 NoC3x3-PT-1B-CTLFireability-13 264261 m, 52852 m/sec, 2086107 t fired, .
Time elapsed: 7 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 9/256 3/32 NoC3x3-PT-1B-CTLFireability-13 591459 m, 65439 m/sec, 4767595 t fired, .
Time elapsed: 12 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 14/256 4/32 NoC3x3-PT-1B-CTLFireability-13 962083 m, 74124 m/sec, 7612391 t fired, .
Time elapsed: 17 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 19/256 6/32 NoC3x3-PT-1B-CTLFireability-13 1310050 m, 69593 m/sec, 10551631 t fired, .
Time elapsed: 22 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 24/256 7/32 NoC3x3-PT-1B-CTLFireability-13 1615910 m, 61172 m/sec, 13524233 t fired, .
Time elapsed: 27 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 29/256 9/32 NoC3x3-PT-1B-CTLFireability-13 1962326 m, 69283 m/sec, 16395241 t fired, .
Time elapsed: 32 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 34/256 10/32 NoC3x3-PT-1B-CTLFireability-13 2323993 m, 72333 m/sec, 19237972 t fired, .
Time elapsed: 37 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 39/256 11/32 NoC3x3-PT-1B-CTLFireability-13 2587056 m, 52612 m/sec, 22149297 t fired, .
Time elapsed: 42 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 44/256 13/32 NoC3x3-PT-1B-CTLFireability-13 2901935 m, 62975 m/sec, 24957484 t fired, .
Time elapsed: 47 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 49/256 14/32 NoC3x3-PT-1B-CTLFireability-13 3236654 m, 66943 m/sec, 27723514 t fired, .
Time elapsed: 52 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 54/256 15/32 NoC3x3-PT-1B-CTLFireability-13 3601894 m, 73048 m/sec, 30521583 t fired, .
Time elapsed: 57 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 59/256 17/32 NoC3x3-PT-1B-CTLFireability-13 3951554 m, 69932 m/sec, 33414388 t fired, .
Time elapsed: 62 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 64/256 18/32 NoC3x3-PT-1B-CTLFireability-13 4244075 m, 58504 m/sec, 36361484 t fired, .
Time elapsed: 67 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 69/256 20/32 NoC3x3-PT-1B-CTLFireability-13 4591170 m, 69419 m/sec, 39206813 t fired, .
Time elapsed: 72 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 74/256 21/32 NoC3x3-PT-1B-CTLFireability-13 4948972 m, 71560 m/sec, 42019699 t fired, .
Time elapsed: 77 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 79/256 22/32 NoC3x3-PT-1B-CTLFireability-13 5220763 m, 54358 m/sec, 44883098 t fired, .
Time elapsed: 82 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 84/256 23/32 NoC3x3-PT-1B-CTLFireability-13 5527239 m, 61295 m/sec, 47624661 t fired, .
Time elapsed: 87 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 89/256 25/32 NoC3x3-PT-1B-CTLFireability-13 5860032 m, 66558 m/sec, 50280348 t fired, .
Time elapsed: 92 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 94/256 26/32 NoC3x3-PT-1B-CTLFireability-13 6185273 m, 65048 m/sec, 52996235 t fired, .
Time elapsed: 97 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 99/256 28/32 NoC3x3-PT-1B-CTLFireability-13 6476312 m, 58207 m/sec, 55539017 t fired, .
Time elapsed: 102 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 104/256 29/32 NoC3x3-PT-1B-CTLFireability-13 6764918 m, 57721 m/sec, 58213513 t fired, .
Time elapsed: 107 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 109/256 30/32 NoC3x3-PT-1B-CTLFireability-13 7093878 m, 65792 m/sec, 60809256 t fired, .
Time elapsed: 112 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 114/256 31/32 NoC3x3-PT-1B-CTLFireability-13 7388670 m, 58958 m/sec, 63379044 t fired, .
Time elapsed: 117 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 34 (type EXCL) for NoC3x3-PT-1B-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
NoC3x3-PT-1B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 44 (type EXCL) for 43 NoC3x3-PT-1B-CTLFireability-15
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for NoC3x3-PT-1B-CTLFireability-15
lola: result : false
lola: markings : 15111
lola: fired transitions : 16992
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 NoC3x3-PT-1B-CTLFireability-12
lola: time limit : 289 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 4/289 4/32 NoC3x3-PT-1B-CTLFireability-12 297041 m, 59408 m/sec, 749383 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 9/289 8/32 NoC3x3-PT-1B-CTLFireability-12 607174 m, 62026 m/sec, 1507882 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 14/289 12/32 NoC3x3-PT-1B-CTLFireability-12 927181 m, 64001 m/sec, 2245469 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 19/289 16/32 NoC3x3-PT-1B-CTLFireability-12 1178998 m, 50363 m/sec, 2968544 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 24/289 18/32 NoC3x3-PT-1B-CTLFireability-12 1382500 m, 40700 m/sec, 3670007 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 29/289 20/32 NoC3x3-PT-1B-CTLFireability-12 1544083 m, 32316 m/sec, 4401817 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 34/289 23/32 NoC3x3-PT-1B-CTLFireability-12 1750952 m, 41373 m/sec, 5152863 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 39/289 25/32 NoC3x3-PT-1B-CTLFireability-12 1958325 m, 41474 m/sec, 5898150 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 44/289 29/32 NoC3x3-PT-1B-CTLFireability-12 2269535 m, 62242 m/sec, 6624351 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 49/289 32/32 NoC3x3-PT-1B-CTLFireability-12 2502462 m, 46585 m/sec, 7340709 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 31 (type EXCL) for NoC3x3-PT-1B-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 28 (type EXCL) for 27 NoC3x3-PT-1B-CTLFireability-11
lola: time limit : 311 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/311 2/32 NoC3x3-PT-1B-CTLFireability-11 205455 m, 41091 m/sec, 647831 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/311 3/32 NoC3x3-PT-1B-CTLFireability-11 369790 m, 32867 m/sec, 1374615 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/311 5/32 NoC3x3-PT-1B-CTLFireability-11 549974 m, 36036 m/sec, 2091775 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/311 6/32 NoC3x3-PT-1B-CTLFireability-11 718278 m, 33660 m/sec, 2818003 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/311 7/32 NoC3x3-PT-1B-CTLFireability-11 892403 m, 34825 m/sec, 3538917 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/311 8/32 NoC3x3-PT-1B-CTLFireability-11 1084444 m, 38408 m/sec, 4256431 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/311 10/32 NoC3x3-PT-1B-CTLFireability-11 1242553 m, 31621 m/sec, 4981782 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/311 11/32 NoC3x3-PT-1B-CTLFireability-11 1445150 m, 40519 m/sec, 5697338 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/311 13/32 NoC3x3-PT-1B-CTLFireability-11 1636991 m, 38368 m/sec, 6411896 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/311 14/32 NoC3x3-PT-1B-CTLFireability-11 1827306 m, 38063 m/sec, 7114961 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/311 16/32 NoC3x3-PT-1B-CTLFireability-11 2077969 m, 50132 m/sec, 7792988 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/311 18/32 NoC3x3-PT-1B-CTLFireability-11 2359386 m, 56283 m/sec, 8441183 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/311 19/32 NoC3x3-PT-1B-CTLFireability-11 2576280 m, 43378 m/sec, 9110202 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/311 21/32 NoC3x3-PT-1B-CTLFireability-11 2820779 m, 48899 m/sec, 9757032 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/311 23/32 NoC3x3-PT-1B-CTLFireability-11 3044696 m, 44783 m/sec, 10409496 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/311 24/32 NoC3x3-PT-1B-CTLFireability-11 3263318 m, 43724 m/sec, 11054349 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 85/311 26/32 NoC3x3-PT-1B-CTLFireability-11 3493456 m, 46027 m/sec, 11687916 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 90/311 28/32 NoC3x3-PT-1B-CTLFireability-11 3739047 m, 49118 m/sec, 12283294 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 95/311 30/32 NoC3x3-PT-1B-CTLFireability-11 3958157 m, 43822 m/sec, 12916877 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 100/311 31/32 NoC3x3-PT-1B-CTLFireability-11 4149500 m, 38268 m/sec, 13550362 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 28 (type EXCL) for NoC3x3-PT-1B-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 25 (type EXCL) for 24 NoC3x3-PT-1B-CTLFireability-10
lola: time limit : 331 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/331 3/32 NoC3x3-PT-1B-CTLFireability-10 440900 m, 88180 m/sec, 692747 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/331 6/32 NoC3x3-PT-1B-CTLFireability-10 893237 m, 90467 m/sec, 1444163 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/331 8/32 NoC3x3-PT-1B-CTLFireability-10 1327314 m, 86815 m/sec, 2201746 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/331 11/32 NoC3x3-PT-1B-CTLFireability-10 1712617 m, 77060 m/sec, 2952089 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/331 13/32 NoC3x3-PT-1B-CTLFireability-10 2071009 m, 71678 m/sec, 3696000 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/331 14/32 NoC3x3-PT-1B-CTLFireability-10 2351394 m, 56077 m/sec, 4439287 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/331 15/32 NoC3x3-PT-1B-CTLFireability-10 2583960 m, 46513 m/sec, 5144335 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/331 17/32 NoC3x3-PT-1B-CTLFireability-10 2782651 m, 39738 m/sec, 5885271 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 46/331 18/32 NoC3x3-PT-1B-CTLFireability-10 2968693 m, 37208 m/sec, 6615952 t fired, .
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 51/331 19/32 NoC3x3-PT-1B-CTLFireability-10 3138269 m, 33915 m/sec, 7349747 t fired, .
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 56/331 19/32 NoC3x3-PT-1B-CTLFireability-10 3285360 m, 29418 m/sec, 8055222 t fired, .
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 61/331 20/32 NoC3x3-PT-1B-CTLFireability-10 3437993 m, 30526 m/sec, 8778108 t fired, .
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 66/331 21/32 NoC3x3-PT-1B-CTLFireability-10 3602987 m, 32998 m/sec, 9512644 t fired, .
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 71/331 22/32 NoC3x3-PT-1B-CTLFireability-10 3758485 m, 31099 m/sec, 10236839 t fired, .
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 76/331 23/32 NoC3x3-PT-1B-CTLFireability-10 3957903 m, 39883 m/sec, 10974607 t fired, .
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 81/331 25/32 NoC3x3-PT-1B-CTLFireability-10 4295021 m, 67423 m/sec, 11723356 t fired, .
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 86/331 27/32 NoC3x3-PT-1B-CTLFireability-10 4622131 m, 65422 m/sec, 12472529 t fired, .
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 91/331 29/32 NoC3x3-PT-1B-CTLFireability-10 4997316 m, 75037 m/sec, 13228597 t fired, .
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 96/331 31/32 NoC3x3-PT-1B-CTLFireability-10 5360180 m, 72572 m/sec, 13976926 t fired, .
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 25 (type EXCL) for NoC3x3-PT-1B-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 19 (type EXCL) for 18 NoC3x3-PT-1B-CTLFireability-08
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for NoC3x3-PT-1B-CTLFireability-08
lola: result : true
lola: markings : 277
lola: fired transitions : 287
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 NoC3x3-PT-1B-CTLFireability-07
lola: time limit : 402 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 5/402 1/32 NoC3x3-PT-1B-CTLFireability-07 130735 m, 26147 m/sec, 401014 t fired, .
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 10/402 2/32 NoC3x3-PT-1B-CTLFireability-07 234029 m, 20658 m/sec, 842879 t fired, .
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 15/402 3/32 NoC3x3-PT-1B-CTLFireability-07 346220 m, 22438 m/sec, 1263580 t fired, .
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 20/402 4/32 NoC3x3-PT-1B-CTLFireability-07 467406 m, 24237 m/sec, 1705125 t fired, .
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 25/402 4/32 NoC3x3-PT-1B-CTLFireability-07 577939 m, 22106 m/sec, 2123567 t fired, .
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 30/402 5/32 NoC3x3-PT-1B-CTLFireability-07 687419 m, 21896 m/sec, 2564316 t fired, .
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 35/402 6/32 NoC3x3-PT-1B-CTLFireability-07 793807 m, 21277 m/sec, 3007580 t fired, .
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 40/402 6/32 NoC3x3-PT-1B-CTLFireability-07 897380 m, 20714 m/sec, 3452288 t fired, .
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 45/402 7/32 NoC3x3-PT-1B-CTLFireability-07 1019869 m, 24497 m/sec, 3894983 t fired, .
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 50/402 8/32 NoC3x3-PT-1B-CTLFireability-07 1117004 m, 19427 m/sec, 4286094 t fired, .
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 55/402 9/32 NoC3x3-PT-1B-CTLFireability-07 1228754 m, 22350 m/sec, 4705777 t fired, .
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 60/402 9/32 NoC3x3-PT-1B-CTLFireability-07 1345653 m, 23379 m/sec, 5121508 t fired, .
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 65/402 10/32 NoC3x3-PT-1B-CTLFireability-07 1465563 m, 23982 m/sec, 5543106 t fired, .
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 70/402 11/32 NoC3x3-PT-1B-CTLFireability-07 1586360 m, 24159 m/sec, 5955450 t fired, .
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 75/402 12/32 NoC3x3-PT-1B-CTLFireability-07 1713865 m, 25501 m/sec, 6384721 t fired, .
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 80/402 13/32 NoC3x3-PT-1B-CTLFireability-07 1842335 m, 25694 m/sec, 6810971 t fired, .
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 85/402 14/32 NoC3x3-PT-1B-CTLFireability-07 1991428 m, 29818 m/sec, 7192296 t fired, .
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 90/402 15/32 NoC3x3-PT-1B-CTLFireability-07 2133263 m, 28367 m/sec, 7584072 t fired, .
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 95/402 16/32 NoC3x3-PT-1B-CTLFireability-07 2304911 m, 34329 m/sec, 7902325 t fired, .
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 100/402 17/32 NoC3x3-PT-1B-CTLFireability-07 2433094 m, 25636 m/sec, 8320982 t fired, .
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 105/402 17/32 NoC3x3-PT-1B-CTLFireability-07 2575806 m, 28542 m/sec, 8704677 t fired, .
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 110/402 18/32 NoC3x3-PT-1B-CTLFireability-07 2731485 m, 31135 m/sec, 9056595 t fired, .
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 115/402 19/32 NoC3x3-PT-1B-CTLFireability-07 2876147 m, 28932 m/sec, 9427223 t fired, .
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 120/402 20/32 NoC3x3-PT-1B-CTLFireability-07 3012644 m, 27299 m/sec, 9819748 t fired, .
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 125/402 21/32 NoC3x3-PT-1B-CTLFireability-07 3140507 m, 25572 m/sec, 10229524 t fired, .
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 130/402 22/32 NoC3x3-PT-1B-CTLFireability-07 3286387 m, 29176 m/sec, 10588236 t fired, .
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 135/402 23/32 NoC3x3-PT-1B-CTLFireability-07 3430078 m, 28738 m/sec, 10959722 t fired, .
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 140/402 24/32 NoC3x3-PT-1B-CTLFireability-07 3574331 m, 28850 m/sec, 11325840 t fired, .
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 145/402 25/32 NoC3x3-PT-1B-CTLFireability-07 3731156 m, 31365 m/sec, 11659035 t fired, .
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 150/402 26/32 NoC3x3-PT-1B-CTLFireability-07 3873683 m, 28505 m/sec, 12028277 t fired, .
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 155/402 27/32 NoC3x3-PT-1B-CTLFireability-07 3997422 m, 24747 m/sec, 12434208 t fired, .
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 160/402 28/32 NoC3x3-PT-1B-CTLFireability-07 4127854 m, 26086 m/sec, 12823712 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 165/402 29/32 NoC3x3-PT-1B-CTLFireability-07 4258199 m, 26069 m/sec, 13222708 t fired, .
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 170/402 29/32 NoC3x3-PT-1B-CTLFireability-07 4398210 m, 28002 m/sec, 13586783 t fired, .
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 175/402 30/32 NoC3x3-PT-1B-CTLFireability-07 4522072 m, 24772 m/sec, 13986418 t fired, .
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 180/402 31/32 NoC3x3-PT-1B-CTLFireability-07 4649093 m, 25404 m/sec, 14379974 t fired, .
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 EXEU EXCL 185/402 32/32 NoC3x3-PT-1B-CTLFireability-07 4786075 m, 27396 m/sec, 14747979 t fired, .
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for NoC3x3-PT-1B-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 13 (type EXCL) for 12 NoC3x3-PT-1B-CTLFireability-06
lola: time limit : 432 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/432 1/32 NoC3x3-PT-1B-CTLFireability-06 136115 m, 27223 m/sec, 430442 t fired, .
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/432 3/32 NoC3x3-PT-1B-CTLFireability-06 304734 m, 33723 m/sec, 1008825 t fired, .
Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/432 4/32 NoC3x3-PT-1B-CTLFireability-06 446368 m, 28326 m/sec, 1606267 t fired, .
Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/432 5/32 NoC3x3-PT-1B-CTLFireability-06 606195 m, 31965 m/sec, 2193618 t fired, .
Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/432 6/32 NoC3x3-PT-1B-CTLFireability-06 737401 m, 26241 m/sec, 2802315 t fired, .
Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/432 7/32 NoC3x3-PT-1B-CTLFireability-06 893404 m, 31200 m/sec, 3380712 t fired, .
Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/432 8/32 NoC3x3-PT-1B-CTLFireability-06 1052415 m, 31802 m/sec, 3970090 t fired, .
Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/432 9/32 NoC3x3-PT-1B-CTLFireability-06 1209894 m, 31495 m/sec, 4543275 t fired, .
Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/432 10/32 NoC3x3-PT-1B-CTLFireability-06 1363388 m, 30698 m/sec, 5158910 t fired, .
Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/432 12/32 NoC3x3-PT-1B-CTLFireability-06 1522523 m, 31827 m/sec, 5747430 t fired, .
Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/432 13/32 NoC3x3-PT-1B-CTLFireability-06 1700924 m, 35680 m/sec, 6317500 t fired, .
Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/432 14/32 NoC3x3-PT-1B-CTLFireability-06 1874260 m, 34667 m/sec, 6867741 t fired, .
Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/432 16/32 NoC3x3-PT-1B-CTLFireability-06 2067322 m, 38612 m/sec, 7399174 t fired, .
Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/432 17/32 NoC3x3-PT-1B-CTLFireability-06 2282810 m, 43097 m/sec, 7863635 t fired, .
Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/432 19/32 NoC3x3-PT-1B-CTLFireability-06 2453742 m, 34186 m/sec, 8380204 t fired, .
Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 80/432 20/32 NoC3x3-PT-1B-CTLFireability-06 2647044 m, 38660 m/sec, 8861361 t fired, .
Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 85/432 21/32 NoC3x3-PT-1B-CTLFireability-06 2837047 m, 38000 m/sec, 9325646 t fired, .
Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 90/432 23/32 NoC3x3-PT-1B-CTLFireability-06 3012164 m, 35023 m/sec, 9809128 t fired, .
Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 95/432 24/32 NoC3x3-PT-1B-CTLFireability-06 3171173 m, 31801 m/sec, 10295277 t fired, .
Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 100/432 25/32 NoC3x3-PT-1B-CTLFireability-06 3347052 m, 35175 m/sec, 10746009 t fired, .
Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 105/432 26/32 NoC3x3-PT-1B-CTLFireability-06 3522240 m, 35037 m/sec, 11183115 t fired, .
Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 110/432 28/32 NoC3x3-PT-1B-CTLFireability-06 3705362 m, 36624 m/sec, 11604347 t fired, .
Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 115/432 29/32 NoC3x3-PT-1B-CTLFireability-06 3880556 m, 35038 m/sec, 12041301 t fired, .
Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 120/432 30/32 NoC3x3-PT-1B-CTLFireability-06 4022221 m, 28333 m/sec, 12521448 t fired, .
Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 125/432 31/32 NoC3x3-PT-1B-CTLFireability-06 4184366 m, 32429 m/sec, 12981521 t fired, .
Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 130/432 32/32 NoC3x3-PT-1B-CTLFireability-06 4347885 m, 32703 m/sec, 13442520 t fired, .
Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 13 (type EXCL) for NoC3x3-PT-1B-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 10 (type EXCL) for 9 NoC3x3-PT-1B-CTLFireability-05
lola: time limit : 482 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/482 4/32 NoC3x3-PT-1B-CTLFireability-05 289299 m, 57859 m/sec, 726558 t fired, .
Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/482 8/32 NoC3x3-PT-1B-CTLFireability-05 604337 m, 63007 m/sec, 1500013 t fired, .
Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/482 12/32 NoC3x3-PT-1B-CTLFireability-05 928853 m, 64903 m/sec, 2251928 t fired, .
Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/482 16/32 NoC3x3-PT-1B-CTLFireability-05 1184858 m, 51201 m/sec, 2985613 t fired, .
Time elapsed: 728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/482 18/32 NoC3x3-PT-1B-CTLFireability-05 1398873 m, 42803 m/sec, 3725471 t fired, .
Time elapsed: 733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/482 20/32 NoC3x3-PT-1B-CTLFireability-05 1554522 m, 31129 m/sec, 4462700 t fired, .
Time elapsed: 738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/482 23/32 NoC3x3-PT-1B-CTLFireability-05 1768971 m, 42889 m/sec, 5222824 t fired, .
Time elapsed: 743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/482 26/32 NoC3x3-PT-1B-CTLFireability-05 1995230 m, 45251 m/sec, 5975482 t fired, .
Time elapsed: 748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/482 30/32 NoC3x3-PT-1B-CTLFireability-05 2296108 m, 60175 m/sec, 6710064 t fired, .
Time elapsed: 753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for NoC3x3-PT-1B-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 NoC3x3-PT-1B-CTLFireability-04
lola: time limit : 568 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/568 4/32 NoC3x3-PT-1B-CTLFireability-04 282567 m, 56513 m/sec, 707857 t fired, .
Time elapsed: 763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/568 8/32 NoC3x3-PT-1B-CTLFireability-04 595134 m, 62513 m/sec, 1471132 t fired, .
Time elapsed: 768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/568 12/32 NoC3x3-PT-1B-CTLFireability-04 912179 m, 63409 m/sec, 2215371 t fired, .
Time elapsed: 773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/568 15/32 NoC3x3-PT-1B-CTLFireability-04 1170712 m, 51706 m/sec, 2942260 t fired, .
Time elapsed: 778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/568 18/32 NoC3x3-PT-1B-CTLFireability-04 1386019 m, 43061 m/sec, 3676965 t fired, .
Time elapsed: 783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/568 20/32 NoC3x3-PT-1B-CTLFireability-04 1543166 m, 31429 m/sec, 4413612 t fired, .
Time elapsed: 788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/568 22/32 NoC3x3-PT-1B-CTLFireability-04 1702184 m, 31803 m/sec, 5171112 t fired, .
Time elapsed: 793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/568 26/32 NoC3x3-PT-1B-CTLFireability-04 1991601 m, 57883 m/sec, 5910471 t fired, .
Time elapsed: 798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/568 29/32 NoC3x3-PT-1B-CTLFireability-04 2283097 m, 58299 m/sec, 6641811 t fired, .
Time elapsed: 803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/568 32/32 NoC3x3-PT-1B-CTLFireability-04 2512424 m, 45865 m/sec, 7365521 t fired, .
Time elapsed: 808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 7 (type EXCL) for NoC3x3-PT-1B-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 4 (type EXCL) for 3 NoC3x3-PT-1B-CTLFireability-03
lola: time limit : 696 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for NoC3x3-PT-1B-CTLFireability-03
lola: result : true
lola: markings : 239080
lola: fired transitions : 306875
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 1 (type EXCL) for 0 NoC3x3-PT-1B-CTLFireability-01
lola: time limit : 928 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/928 2/32 NoC3x3-PT-1B-CTLFireability-01 155413 m, 31082 m/sec, 357739 t fired, .
Time elapsed: 818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/928 6/32 NoC3x3-PT-1B-CTLFireability-01 439993 m, 56916 m/sec, 1126499 t fired, .
Time elapsed: 823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 13/928 10/32 NoC3x3-PT-1B-CTLFireability-01 752102 m, 62421 m/sec, 1873748 t fired, .
Time elapsed: 828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 18/928 14/32 NoC3x3-PT-1B-CTLFireability-01 1054491 m, 60477 m/sec, 2606163 t fired, .
Time elapsed: 833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 23/928 17/32 NoC3x3-PT-1B-CTLFireability-01 1290174 m, 47136 m/sec, 3329179 t fired, .
Time elapsed: 838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 28/928 19/32 NoC3x3-PT-1B-CTLFireability-01 1487023 m, 39369 m/sec, 4067178 t fired, .
Time elapsed: 843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 33/928 21/32 NoC3x3-PT-1B-CTLFireability-01 1643736 m, 31342 m/sec, 4810722 t fired, .
Time elapsed: 848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 38/928 24/32 NoC3x3-PT-1B-CTLFireability-01 1846403 m, 40533 m/sec, 5561818 t fired, .
Time elapsed: 853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 43/928 28/32 NoC3x3-PT-1B-CTLFireability-01 2151345 m, 60988 m/sec, 6301346 t fired, .
Time elapsed: 858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 48/928 31/32 NoC3x3-PT-1B-CTLFireability-01 2400388 m, 49808 m/sec, 7023062 t fired, .
Time elapsed: 863 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for NoC3x3-PT-1B-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NoC3x3-PT-1B-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-07: EXEU 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
NoC3x3-PT-1B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
NoC3x3-PT-1B-CTLFireability-14: CONJ 0 1 0 0 5 0 0 1
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 868 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 41 (type EXCL) for 36 NoC3x3-PT-1B-CTLFireability-14
lola: time limit : 1366 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for NoC3x3-PT-1B-CTLFireability-14
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 NoC3x3-PT-1B-CTLFireability-09
lola: time limit : 2732 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for NoC3x3-PT-1B-CTLFireability-09
lola: result : true
lola: markings : 4820
lola: fired transitions : 14900
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NoC3x3-PT-1B-CTLFireability-01: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-03: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-04: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-05: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-06: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-07: EXEU unknown AGGR
NoC3x3-PT-1B-CTLFireability-08: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-09: CTL true CTL model checker
NoC3x3-PT-1B-CTLFireability-10: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-11: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-12: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-13: CTL unknown AGGR
NoC3x3-PT-1B-CTLFireability-14: CONJ true CONJ
NoC3x3-PT-1B-CTLFireability-15: CTL false CTL model checker
Time elapsed: 868 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NoC3x3-PT-1B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is NoC3x3-PT-1B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863537900234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/NoC3x3-PT-1B.tgz
mv NoC3x3-PT-1B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;