Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r263-smll-167863537800135.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is NeoElection-COL-4, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r263-smll-167863537800135
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 7.7K Feb 26 16:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 26 16:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 15:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 15:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 16:27 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:27 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:27 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:27 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.9K Feb 26 16:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 16:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 26 16:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 108K Feb 26 16:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:27 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:27 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 81K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-00
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-01
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-02
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-03
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-04
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-05
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-06
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-07
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-08
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-09
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-10
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-11
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-12
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-13
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-14
FORMULA_NAME NeoElection-COL-4-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1678723234001

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=NeoElection-COL-4
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-13 16:00:37] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2023-03-13 16:00:37] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-13 16:00:37] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-13 16:00:38] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-13 16:00:38] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 863 ms
[2023-03-13 16:00:38] [INFO ] Detected 6 constant HL places corresponding to 870 PT places.
[2023-03-13 16:00:38] [INFO ] Imported 18 HL places and 22 HL transitions for a total of 1830 PT places and 3990.0 transition bindings in 37 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 33 ms.
Working with output stream class java.io.PrintStream
[2023-03-13 16:00:38] [INFO ] Built PT skeleton of HLPN with 18 places and 22 transitions 98 arcs in 7 ms.
[2023-03-13 16:00:38] [INFO ] Skeletonized 16 HLPN properties in 1 ms.
All 16 properties of the HLPN use transition enablings in a way that makes the skeleton too coarse.
Symmetric sort wr.t. initial and guards and successors and join/free detected :MT
Arc [9:1*[$m, $s, 3, 0]] contains constants of sort MT
Transition T_poll__handleAI1 : constants on arcs in [[9:1*[$m, $s, 3, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 2 subsets.
Arc [9:1*[$m, $s, 3, 0]] contains constants of sort MT
Transition T_poll__handleAI2 : constants on arcs in [[9:1*[$m, $s, 3, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 2 subsets.
Arc [9:1*[$m, $s, 4, 0]] contains constants of sort MT
Transition T_poll__handleAnnP1 : constants on arcs in [[9:1*[$m, $s, 4, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 3 subsets.
Arc [9:1*[$m, $s, 4, 0]] contains constants of sort MT
Transition T_poll__handleAnnP2 : constants on arcs in [[9:1*[$m, $s, 4, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 3 subsets.
Arc [9:1*[$m, $s, 1, 0]] contains constants of sort MT
Transition T_poll__handleAnsP1 : constants on arcs in [[9:1*[$m, $s, 1, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 4 subsets.
Arc [9:1*[$s, $m, 2, 0]] contains constants of sort MT
Transition T_poll__handleAnsP1 : constants on arcs in [[9:1*[$s, $m, 2, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 5 subsets.
Arc [9:1*[$m, $s, 1, $p]] contains constants of sort MT
Transition T_poll__handleAnsP2 : constants on arcs in [[9:1*[$m, $s, 1, $p]]] introduces in MT(6) partition with 1 elements that refines current partition to 5 subsets.
Arc [9:1*[$s, $m, 2, 0]] contains constants of sort MT
Transition T_poll__handleAnsP2 : constants on arcs in [[9:1*[$s, $m, 2, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 5 subsets.
Arc [9:1*[$m, $s, 1, $p]] contains constants of sort MT
Transition T_poll__handleAnsP3 : constants on arcs in [[9:1*[$m, $s, 1, $p]]] introduces in MT(6) partition with 1 elements that refines current partition to 5 subsets.
Arc [11:1*[$m, $s, 1, $p]] contains constants of sort MT
Transition T_poll__handleAnsP4 : constants on arcs in [[11:1*[$m, $s, 1, $p]]] introduces in MT(6) partition with 1 elements that refines current partition to 5 subsets.
Arc [9:1*[$s, $m, 2, 0]] contains constants of sort MT
Transition T_poll__handleAnsP4 : constants on arcs in [[9:1*[$s, $m, 2, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 5 subsets.
Arc [9:1*[$m, $s, 0, 0]] contains constants of sort MT
Transition T_poll__handleAskP : constants on arcs in [[9:1*[$m, $s, 0, 0]]] introduces in MT(6) partition with 1 elements that refines current partition to 6 subsets.
Domain [M(5), POS(4), M(5)] of place P_masterList breaks symmetries in sort M
Arc [15:1*[$m, (MOD (ADD $i 1) 4)]] contains successor/predecessor on variables of sort POS
Symmetric sort wr.t. initial and guards and successors and join/free detected :STAGE
Arc [16:1*[$m, 0]] contains constants of sort STAGE
Transition T_poll__iAmPrimary : constants on arcs in [[16:1*[$m, 0]]] introduces in STAGE(3) partition with 1 elements that refines current partition to 2 subsets.
Arc [16:1*[$m, 1]] contains constants of sort STAGE
Transition T_poll__iAmPrimary : constants on arcs in [[16:1*[$m, 1]]] introduces in STAGE(3) partition with 1 elements that refines current partition to 3 subsets.
Symmetric sort wr.t. initial and guards and successors and join/free detected :NEGSTEP
Arc [8:1*[$m, $r, 1]] contains constants of sort NEGSTEP
Transition T_poll__handleAI1 : constants on arcs in [[8:1*[$m, $r, 1]]] introduces in NEGSTEP(3) partition with 1 elements that refines current partition to 2 subsets.
Arc [8:1*[$m, $r, 2]] contains constants of sort NEGSTEP
Transition T_poll__handleAI1 : constants on arcs in [[8:1*[$m, $r, 2]]] introduces in NEGSTEP(3) partition with 1 elements that refines current partition to 3 subsets.
Symmetric sort wr.t. initial and guards and successors and join/free detected :BOOL
Arc [7:1*[$m, 0, $pm]] contains constants of sort BOOL
Transition T_poll__handleAI2 : constants on arcs in [[7:1*[$m, 0, $pm]]] introduces in BOOL(2) partition with 1 elements that refines current partition to 2 subsets.
[2023-03-13 16:00:38] [INFO ] Unfolded HLPN to a Petri net with 1830 places and 1984 transitions 11141 arcs in 135 ms.
[2023-03-13 16:00:38] [INFO ] Unfolded 16 HLPN properties in 7 ms.
Deduced a syphon composed of 1687 places in 10 ms
Reduce places removed 1703 places and 1857 transitions.
Reduce places removed 5 places and 0 transitions.
FORMULA NeoElection-COL-4-ReachabilityFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA NeoElection-COL-4-ReachabilityFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 59 resets, run finished after 172 ms. (steps per millisecond=58 ) properties (out of 2) seen :1
FORMULA NeoElection-COL-4-ReachabilityFireability-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 13 resets, run finished after 258 ms. (steps per millisecond=38 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-13 16:00:39] [INFO ] Flow matrix only has 118 transitions (discarded 9 similar events)
// Phase 1: matrix 118 rows 122 cols
[2023-03-13 16:00:39] [INFO ] Computed 35 place invariants in 13 ms
[2023-03-13 16:00:39] [INFO ] After 231ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
FORMULA NeoElection-COL-4-ReachabilityFireability-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 2328 ms.
starting LoLA
BK_INPUT NeoElection-COL-4
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA NeoElection-COL-4-ReachabilityFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA NeoElection-COL-4-ReachabilityFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678723360081

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: REM DEA TR: t = T-poll__iAmPrimary
lola: REM DEA TR: t = T-poll__iAmSecondary
lola: REM DEA TR: t = T-poll__iAmSecondary
lola: REM DEA TR: t = T-poll__handleAnsP4
lola: REM DEA TR: t = T-poll__iAmSecondary
lola: REM DEA TR: t = T-sendAnnPs__end
lola: REM DEA TR: t = T-sendAnnPs__send
lola: REM DEA TR: t = T-startSec
lola: REM DEA TR: t = T-poll__handleAnsP4
lola: REM DEA TR: t = T-poll__iAmPrimary
lola: REM DEA TR: t = T-poll__iAmSecondary
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: REM DEA TR: t = T-sendAnnPs__send
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: REM DEA TR: t = T-poll__iAmPrimary
lola: REM DEA TR: t = T-poll__iAmSecondary
lola: REM DEA TR: t = T-poll__handleAnsP4
lola: REM DEA TR: t = T-poll__start_T-poll__handleAnsP4
lola: REM DEA TR: t = T-poll__iAmPrimary
lola: REM DEA TR: t = T-poll__iAmSecondary
lola: REM DEA TR: t = T-sendAnnPs__send
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: REM DEA TR: t = T-poll__iAmPrimary
lola: REM DEA TR: t = T-poll__iAmSecondary
lola: REM DEA TR: t = T-sendAnnPs__end
lola: REM DEA TR: t = T-sendAnnPs__send
lola: LAUNCH task # 56 (type SKEL/FNDP) for 42 NeoElection-COL-4-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SKEL/EQUN) for 42 NeoElection-COL-4-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/SRCH) for 42 NeoElection-COL-4-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 42 NeoElection-COL-4-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 59 (type SKEL/SRCH) for NeoElection-COL-4-ReachabilityFireability-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 56 (type FNDP) for NeoElection-COL-4-ReachabilityFireability-14 (obsolete)
lola: CANCELED task # 57 (type EQUN) for NeoElection-COL-4-ReachabilityFireability-14 (obsolete)
lola: CANCELED task # 60 (type SRCH) for NeoElection-COL-4-ReachabilityFireability-14 (obsolete)
lola: LAUNCH task # 49 (type SKEL/FNDP) for 24 NeoElection-COL-4-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 24 NeoElection-COL-4-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SKEL/SRCH) for 24 NeoElection-COL-4-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 24 NeoElection-COL-4-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: TR BINDINGS
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type SKEL/SRCH) for NeoElection-COL-4-ReachabilityFireability-08
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for NeoElection-COL-4-ReachabilityFireability-08 (obsolete)
lola: CANCELED task # 50 (type EQUN) for NeoElection-COL-4-ReachabilityFireability-08 (obsolete)
lola: CANCELED task # 53 (type SRCH) for NeoElection-COL-4-ReachabilityFireability-08 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-57.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-50.sara.
lola: TR BINDINGS DONE
lola: Places: 1830, Transitions: 2214
lola: FINISHED task # 49 (type SKEL/FNDP) for NeoElection-COL-4-ReachabilityFireability-08
lola: result : true
lola: fired transitions : 6
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic


lola: FINISHED task # 50 (type SKEL/EQUN) for NeoElection-COL-4-ReachabilityFireability-08
lola: result : true
lola: FINISHED task # 57 (type SKEL/EQUN) for NeoElection-COL-4-ReachabilityFireability-14
lola: result : false
lola: @ trans T-sendAnnPs__start
lola: @ trans T-poll__handleAnsP3
lola: @ trans T-poll__handleAnnP1
lola: @ trans T-poll__handleAnnP2
lola: @ trans T-poll__start
lola: @ trans T-startNeg__send
lola: @ trans T-sendAnnPs__send
lola: @ trans T-poll__handleAskP
lola: @ trans T-poll__handleAnsP4
lola: @ trans T-poll__handleRP
lola: @ trans T-startSec
lola: @ trans T-startNeg__end
lola: @ trans T-poll__handleAI2
lola: @ trans T-poll__handleRI
lola: @ trans T-sendAnnPs__end
lola: @ trans T-poll__handleAnsP1
lola: @ trans T-poll__handleAI1
lola: @ trans T-poll__handleAnsP2
lola: @ trans T-poll__end
lola: @ trans T-poll__iAmSecondary
lola: @ trans T-startNeg__start
lola: @ trans T-poll__iAmPrimary
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 11 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 16 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 21 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 36 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-03: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-04: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-06: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-07: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-08: EF 0 0 0 0 3 0 0 2
NeoElection-COL-4-ReachabilityFireability-09: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-12: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 NeoElection-COL-4-ReachabilityFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 NeoElection-COL-4-ReachabilityFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 NeoElection-COL-4-ReachabilityFireability-03
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 13 (type CNST) for 12 NeoElection-COL-4-ReachabilityFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 19 (type CNST) for 18 NeoElection-COL-4-ReachabilityFireability-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 NeoElection-COL-4-ReachabilityFireability-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 25 (type CNST) for 24 NeoElection-COL-4-ReachabilityFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 25 (type CNST) for NeoElection-COL-4-ReachabilityFireability-08
lola: result : false
lola: FINISHED task # 1 (type CNST) for NeoElection-COL-4-ReachabilityFireability-00
lola: result : true
lola: FINISHED task # 4 (type CNST) for NeoElection-COL-4-ReachabilityFireability-01
lola: result : true
lola: FINISHED task # 10 (type CNST) for NeoElection-COL-4-ReachabilityFireability-03
lola: result : true
lola: FINISHED task # 13 (type CNST) for NeoElection-COL-4-ReachabilityFireability-04
lola: result : false
lola: FINISHED task # 19 (type CNST) for NeoElection-COL-4-ReachabilityFireability-06
lola: result : true
lola: FINISHED task # 22 (type CNST) for NeoElection-COL-4-ReachabilityFireability-07
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 28 (type CNST) for 27 NeoElection-COL-4-ReachabilityFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 NeoElection-COL-4-ReachabilityFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for NeoElection-COL-4-ReachabilityFireability-10
lola: result : false
lola: LAUNCH INITIAL
lola: LAUNCH task # 37 (type CNST) for 36 NeoElection-COL-4-ReachabilityFireability-12
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 37 (type CNST) for NeoElection-COL-4-ReachabilityFireability-12
lola: result : true
lola: FINISHED task # 28 (type CNST) for NeoElection-COL-4-ReachabilityFireability-09
lola: result : true
lola: Rule S: 2087 transitions removed,1687 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 67 (type EXCL) for 39 NeoElection-COL-4-ReachabilityFireability-13
lola: time limit : 710 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 63 (type FNDP) for 39 NeoElection-COL-4-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 39 NeoElection-COL-4-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 66 (type SRCH) for 39 NeoElection-COL-4-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type EXCL) for NeoElection-COL-4-ReachabilityFireability-13
lola: result : true
lola: markings : 47
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for NeoElection-COL-4-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 64 (type EQUN) for NeoElection-COL-4-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 66 (type SRCH) for NeoElection-COL-4-ReachabilityFireability-13 (obsolete)
lola: LAUNCH task # 82 (type EXCL) for 33 NeoElection-COL-4-ReachabilityFireability-11
lola: time limit : 887 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 69 (type FNDP) for 6 NeoElection-COL-4-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type EQUN) for 6 NeoElection-COL-4-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 83 (type SRCH) for 6 NeoElection-COL-4-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type EXCL) for NeoElection-COL-4-ReachabilityFireability-11
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 93 (type EXCL) for 45 NeoElection-COL-4-ReachabilityFireability-15
lola: time limit : 1183 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type FNDP) for NeoElection-COL-4-ReachabilityFireability-13
lola: result : true
lola: fired transitions : 21
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 3 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 5 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 2/887 0/5 NeoElection-COL-4-ReachabilityFireability-02 311718 t fired, 19241 attempts, .
72 EF STEQ 2/887 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
83 EF SRCH 2/887 2/5 NeoElection-COL-4-ReachabilityFireability-02 362434 m, 72486 m/sec, 661626 t fired, .
93 EF EXCL 2/1183 1/32 NeoElection-COL-4-ReachabilityFireability-15 198709 m, 39741 m/sec, 296575 t fired, .

Time elapsed: 51 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 3 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 5 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 8/885 0/5 NeoElection-COL-4-ReachabilityFireability-02 520307 t fired, 31958 attempts, .
72 EF STEQ 8/885 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
83 EF SRCH 8/885 3/5 NeoElection-COL-4-ReachabilityFireability-02 615881 m, 50689 m/sec, 1132003 t fired, .
93 EF EXCL 8/1183 2/32 NeoElection-COL-4-ReachabilityFireability-15 318590 m, 23976 m/sec, 485424 t fired, .

Time elapsed: 57 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 3 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 5 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 13/879 0/5 NeoElection-COL-4-ReachabilityFireability-02 752689 t fired, 46053 attempts, .
72 EF STEQ 13/879 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
83 EF SRCH 13/879 3/5 NeoElection-COL-4-ReachabilityFireability-02 818557 m, 40535 m/sec, 1499818 t fired, .
93 EF EXCL 13/1183 2/32 NeoElection-COL-4-ReachabilityFireability-15 425416 m, 21365 m/sec, 662568 t fired, .

Time elapsed: 62 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 3 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 5 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 18/874 0/5 NeoElection-COL-4-ReachabilityFireability-02 1221507 t fired, 74502 attempts, .
72 EF STEQ 18/874 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
83 EF SRCH 18/874 5/5 NeoElection-COL-4-ReachabilityFireability-02 1212508 m, 78790 m/sec, 2250473 t fired, .
93 EF EXCL 18/1183 3/32 NeoElection-COL-4-ReachabilityFireability-15 618216 m, 38560 m/sec, 988227 t fired, .

Time elapsed: 67 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 83 (type SRCH) for NeoElection-COL-4-ReachabilityFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 5 0 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 23/869 0/5 NeoElection-COL-4-ReachabilityFireability-02 1548569 t fired, 94342 attempts, .
72 EF STEQ 23/869 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
93 EF EXCL 23/1183 3/32 NeoElection-COL-4-ReachabilityFireability-15 760429 m, 28442 m/sec, 1218091 t fired, .

Time elapsed: 72 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 74 (type FNDP) for 15 NeoElection-COL-4-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 4 1 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 28/1158 0/5 NeoElection-COL-4-ReachabilityFireability-02 1754997 t fired, 106871 attempts, .
72 EF STEQ 28/862 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
74 EF FNDP 5/880 0/5 NeoElection-COL-4-ReachabilityFireability-05 376478 t fired, 17133 attempts, .
93 EF EXCL 28/1183 4/32 NeoElection-COL-4-ReachabilityFireability-15 1031432 m, 54200 m/sec, 1669982 t fired, .

Time elapsed: 77 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 4 1 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 35/1155 0/5 NeoElection-COL-4-ReachabilityFireability-02 2081533 t fired, 126595 attempts, .
72 EF STEQ 35/859 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
74 EF FNDP 12/877 0/5 NeoElection-COL-4-ReachabilityFireability-05 1065288 t fired, 50776 attempts, .
93 EF EXCL 35/1183 6/32 NeoElection-COL-4-ReachabilityFireability-15 1549972 m, 103708 m/sec, 2547459 t fired, .

Time elapsed: 84 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 4 1 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 41/1148 0/5 NeoElection-COL-4-ReachabilityFireability-02 2431999 t fired, 147846 attempts, .
72 EF STEQ 41/852 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
74 EF FNDP 18/870 0/5 NeoElection-COL-4-ReachabilityFireability-05 1729430 t fired, 83860 attempts, .
93 EF EXCL 41/1183 8/32 NeoElection-COL-4-ReachabilityFireability-15 1841250 m, 58255 m/sec, 3098557 t fired, .

Time elapsed: 90 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 4 1 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 46/1142 0/5 NeoElection-COL-4-ReachabilityFireability-02 2766828 t fired, 168115 attempts, .
72 EF STEQ 46/846 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
74 EF FNDP 23/864 0/5 NeoElection-COL-4-ReachabilityFireability-05 2139441 t fired, 104398 attempts, .
93 EF EXCL 46/1183 9/32 NeoElection-COL-4-ReachabilityFireability-15 2109489 m, 53647 m/sec, 3570423 t fired, .

Time elapsed: 95 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 4 1 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 51/1137 0/5 NeoElection-COL-4-ReachabilityFireability-02 3188745 t fired, 193670 attempts, .
72 EF STEQ 51/841 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
74 EF FNDP 28/859 0/5 NeoElection-COL-4-ReachabilityFireability-05 2897147 t fired, 142356 attempts, .
93 EF EXCL 51/1183 9/32 NeoElection-COL-4-ReachabilityFireability-15 2294848 m, 37071 m/sec, 3910896 t fired, .

Time elapsed: 100 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 4 1 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 57/1132 0/5 NeoElection-COL-4-ReachabilityFireability-02 3359780 t fired, 204038 attempts, .
72 EF STEQ 57/836 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
74 EF FNDP 34/854 0/5 NeoElection-COL-4-ReachabilityFireability-05 3280311 t fired, 161556 attempts, .
93 EF EXCL 57/1183 10/32 NeoElection-COL-4-ReachabilityFireability-15 2377886 m, 16607 m/sec, 4086245 t fired, .

Time elapsed: 106 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
NeoElection-COL-4-ReachabilityFireability-00: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-01: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-03: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-04: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-06: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-07: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-08: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-09: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-10: EF false preprocessing
NeoElection-COL-4-ReachabilityFireability-11: EF false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-12: AG true preprocessing
NeoElection-COL-4-ReachabilityFireability-13: AG false tandem / relaxed
NeoElection-COL-4-ReachabilityFireability-14: EF false skeleton: tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
NeoElection-COL-4-ReachabilityFireability-02: EF 0 2 2 0 1 0 1 0
NeoElection-COL-4-ReachabilityFireability-05: AG 0 4 1 0 1 0 0 0
NeoElection-COL-4-ReachabilityFireability-15: AG 0 4 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 EF FNDP 64/1126 0/5 NeoElection-COL-4-ReachabilityFireability-02 3779759 t fired, 229419 attempts, .
72 EF STEQ 64/830 0/5 NeoElection-COL-4-ReachabilityFireability-02 sara not yet started (preprocessing).
74 EF FNDP 41/848 0/5 NeoElection-COL-4-ReachabilityFireability-05 4026238 t fired, 199111 attempts, .
93 EF EXCL 64/1183 11/32 NeoElection-COL-4-ReachabilityFireability-15 2582858 m, 40994 m/sec, 4533980 t fired, .

Time elapsed: 113 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 72 (type EQUN) for NeoElection-COL-4-ReachabilityFireability-02
lola: result : false
lola: CANCELED task # 69 (type FNDP) for NeoElection-COL-4-ReachabilityFireability-02 (obsolete)
lola: LAUNCH task # 75 (type EQUN) for 15 NeoElection-COL-4-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SRCH) for 15 NeoElection-COL-4-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type FNDP) for NeoElection-COL-4-ReachabilityFireability-02
lola: result : unknown
lola: fired transitions : 4012855
lola: tried executions : 243539
lola: time used : 66.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 449 Killed lola --conf=$BIN_DIR/configfiles/reachabilityfireabilityconf --formula=$DIR/ReachabilityFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="NeoElection-COL-4"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is NeoElection-COL-4, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r263-smll-167863537800135"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/NeoElection-COL-4.tgz
mv NeoElection-COL-4 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;