About the Execution of LoLA for Peterson-PT-3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1744.207 | 190468.00 | 192760.00 | 825.50 | FTFFTFTFTTFTFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r262-smll-167863537500610.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Peterson-PT-3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r262-smll-167863537500610
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 29K Feb 25 22:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 157K Feb 25 22:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 40K Feb 25 22:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 194K Feb 25 22:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 15K Feb 25 16:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 50K Feb 25 16:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 16:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 16:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 93K Feb 25 22:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 439K Feb 25 22:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 58K Feb 25 22:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 283K Feb 25 22:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 11K Feb 25 16:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 143K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Peterson-PT-3-CTLFireability-00
FORMULA_NAME Peterson-PT-3-CTLFireability-01
FORMULA_NAME Peterson-PT-3-CTLFireability-02
FORMULA_NAME Peterson-PT-3-CTLFireability-03
FORMULA_NAME Peterson-PT-3-CTLFireability-04
FORMULA_NAME Peterson-PT-3-CTLFireability-05
FORMULA_NAME Peterson-PT-3-CTLFireability-06
FORMULA_NAME Peterson-PT-3-CTLFireability-07
FORMULA_NAME Peterson-PT-3-CTLFireability-08
FORMULA_NAME Peterson-PT-3-CTLFireability-09
FORMULA_NAME Peterson-PT-3-CTLFireability-10
FORMULA_NAME Peterson-PT-3-CTLFireability-11
FORMULA_NAME Peterson-PT-3-CTLFireability-12
FORMULA_NAME Peterson-PT-3-CTLFireability-13
FORMULA_NAME Peterson-PT-3-CTLFireability-14
FORMULA_NAME Peterson-PT-3-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678995857578
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Peterson-PT-3
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Peterson-PT-3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Peterson-PT-3-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Peterson-PT-3-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678996048046
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: LAUNCH task # 4 (type EXCL) for 3 Peterson-PT-3-CTLFireability-01
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 4 (type EXCL) for Peterson-PT-3-CTLFireability-01
lola: result : true
lola: markings : 13
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 31 (type EXCL) for 30 Peterson-PT-3-CTLFireability-10
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 31 (type EXCL) for Peterson-PT-3-CTLFireability-10
lola: result : false
lola: markings : 5576
lola: fired transitions : 16847
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 41 (type EXCL) for 40 Peterson-PT-3-CTLFireability-12
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 53 (type FNDP) for 27 Peterson-PT-3-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 27 Peterson-PT-3-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type SRCH) for 27 Peterson-PT-3-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SRCH) for Peterson-PT-3-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type FNDP) for Peterson-PT-3-CTLFireability-09
lola: result : true
lola: fired transitions : 30
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for Peterson-PT-3-CTLFireability-09 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-54.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 54 (type EQUN) for Peterson-PT-3-CTLFireability-09
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/257 4/32 Peterson-PT-3-CTLFireability-12 709799 m, 141959 m/sec, 2838812 t fired, .
Time elapsed: 7 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/257 7/32 Peterson-PT-3-CTLFireability-12 1411609 m, 140362 m/sec, 5645962 t fired, .
Time elapsed: 12 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/257 10/32 Peterson-PT-3-CTLFireability-12 2100245 m, 137727 m/sec, 8400521 t fired, .
Time elapsed: 17 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/257 13/32 Peterson-PT-3-CTLFireability-12 2698077 m, 119566 m/sec, 10792006 t fired, .
Time elapsed: 22 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/257 16/32 Peterson-PT-3-CTLFireability-12 3341910 m, 128766 m/sec, 13367378 t fired, .
Time elapsed: 27 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 41 (type EXCL) for Peterson-PT-3-CTLFireability-12
lola: result : false
lola: markings : 3407946
lola: fired transitions : 13631785
lola: time used : 26.000000
lola: memory pages used : 17
lola: LAUNCH task # 47 (type EXCL) for 46 Peterson-PT-3-CTLFireability-14
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 4/274 2/32 Peterson-PT-3-CTLFireability-14 401048 m, 80209 m/sec, 2807230 t fired, .
Time elapsed: 32 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 9/274 4/32 Peterson-PT-3-CTLFireability-14 828142 m, 85418 m/sec, 5796711 t fired, .
Time elapsed: 37 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 14/274 7/32 Peterson-PT-3-CTLFireability-14 1275776 m, 89526 m/sec, 8929812 t fired, .
Time elapsed: 42 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 19/274 9/32 Peterson-PT-3-CTLFireability-14 1730716 m, 90988 m/sec, 12114359 t fired, .
Time elapsed: 47 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 24/274 11/32 Peterson-PT-3-CTLFireability-14 2163768 m, 86610 m/sec, 15145810 t fired, .
Time elapsed: 52 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 29/274 13/32 Peterson-PT-3-CTLFireability-14 2580046 m, 83255 m/sec, 18059903 t fired, .
Time elapsed: 57 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 34/274 15/32 Peterson-PT-3-CTLFireability-14 3009359 m, 85862 m/sec, 21065322 t fired, .
Time elapsed: 62 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
Peterson-PT-3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 39/274 16/32 Peterson-PT-3-CTLFireability-14 3396175 m, 77363 m/sec, 23773112 t fired, .
Time elapsed: 67 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 47 (type EXCL) for Peterson-PT-3-CTLFireability-14
lola: result : true
lola: markings : 3407946
lola: fired transitions : 23855622
lola: time used : 39.000000
lola: memory pages used : 17
lola: LAUNCH task # 44 (type EXCL) for 43 Peterson-PT-3-CTLFireability-13
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for Peterson-PT-3-CTLFireability-13
lola: result : true
lola: markings : 42281
lola: fired transitions : 199455
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 Peterson-PT-3-CTLFireability-11
lola: time limit : 321 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for Peterson-PT-3-CTLFireability-11
lola: result : false
lola: markings : 24
lola: fired transitions : 48
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Peterson-PT-3-CTLFireability-08
lola: time limit : 353 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 4/353 3/32 Peterson-PT-3-CTLFireability-08 430906 m, 86181 m/sec, 2806373 t fired, .
Time elapsed: 72 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 9/353 5/32 Peterson-PT-3-CTLFireability-08 886613 m, 91141 m/sec, 5769827 t fired, .
Time elapsed: 77 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 14/353 7/32 Peterson-PT-3-CTLFireability-08 1355120 m, 93701 m/sec, 8779963 t fired, .
Time elapsed: 82 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 19/353 9/32 Peterson-PT-3-CTLFireability-08 1797525 m, 88481 m/sec, 11626331 t fired, .
Time elapsed: 87 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 24/353 11/32 Peterson-PT-3-CTLFireability-08 2222727 m, 85040 m/sec, 14350139 t fired, .
Time elapsed: 92 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 29/353 13/32 Peterson-PT-3-CTLFireability-08 2630932 m, 81641 m/sec, 16980839 t fired, .
Time elapsed: 97 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 34/353 15/32 Peterson-PT-3-CTLFireability-08 3046849 m, 83183 m/sec, 19651757 t fired, .
Time elapsed: 102 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 25 (type EXCL) for Peterson-PT-3-CTLFireability-08
lola: result : true
lola: markings : 3407946
lola: fired transitions : 21968269
lola: time used : 38.000000
lola: memory pages used : 17
lola: LAUNCH task # 19 (type EXCL) for 18 Peterson-PT-3-CTLFireability-06
lola: time limit : 388 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Peterson-PT-3-CTLFireability-06
lola: result : true
lola: markings : 135
lola: fired transitions : 322
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Peterson-PT-3-CTLFireability-02
lola: time limit : 436 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Peterson-PT-3-CTLFireability-02
lola: result : false
lola: markings : 7118
lola: fired transitions : 12949
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Peterson-PT-3-CTLFireability-00
lola: time limit : 499 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 1/499 1/32 Peterson-PT-3-CTLFireability-00 35548 m, 7109 m/sec, 372606 t fired, .
Time elapsed: 107 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 6/499 2/32 Peterson-PT-3-CTLFireability-00 293919 m, 51674 m/sec, 3328633 t fired, .
Time elapsed: 112 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 11/499 3/32 Peterson-PT-3-CTLFireability-00 526425 m, 46501 m/sec, 5965834 t fired, .
Time elapsed: 117 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 16/499 4/32 Peterson-PT-3-CTLFireability-00 759568 m, 46628 m/sec, 8611729 t fired, .
Time elapsed: 122 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 21/499 5/32 Peterson-PT-3-CTLFireability-00 985998 m, 45286 m/sec, 11181890 t fired, .
Time elapsed: 127 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 26/499 6/32 Peterson-PT-3-CTLFireability-00 1224712 m, 47742 m/sec, 13901552 t fired, .
Time elapsed: 132 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 31/499 7/32 Peterson-PT-3-CTLFireability-00 1470169 m, 49091 m/sec, 16657311 t fired, .
Time elapsed: 137 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 36/499 9/32 Peterson-PT-3-CTLFireability-00 1705580 m, 47082 m/sec, 19333262 t fired, .
Time elapsed: 142 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 41/499 10/32 Peterson-PT-3-CTLFireability-00 1938568 m, 46597 m/sec, 21960376 t fired, .
Time elapsed: 147 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 46/499 11/32 Peterson-PT-3-CTLFireability-00 2169499 m, 46186 m/sec, 24558301 t fired, .
Time elapsed: 152 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 51/499 12/32 Peterson-PT-3-CTLFireability-00 2389825 m, 44065 m/sec, 27044186 t fired, .
Time elapsed: 157 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 56/499 13/32 Peterson-PT-3-CTLFireability-00 2615599 m, 45154 m/sec, 29598411 t fired, .
Time elapsed: 162 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 61/499 14/32 Peterson-PT-3-CTLFireability-00 2840379 m, 44956 m/sec, 32145057 t fired, .
Time elapsed: 167 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 66/499 15/32 Peterson-PT-3-CTLFireability-00 3064926 m, 44909 m/sec, 34676916 t fired, .
Time elapsed: 172 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-05: F 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-07: EFAG 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
Peterson-PT-3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 71/499 16/32 Peterson-PT-3-CTLFireability-00 3292525 m, 45519 m/sec, 37230150 t fired, .
Time elapsed: 177 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for Peterson-PT-3-CTLFireability-00
lola: result : false
lola: markings : 3407946
lola: fired transitions : 38540181
lola: time used : 74.000000
lola: memory pages used : 17
lola: LAUNCH task # 52 (type EXCL) for 15 Peterson-PT-3-CTLFireability-05
lola: time limit : 570 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for Peterson-PT-3-CTLFireability-05
lola: result : true
lola: markings : 962
lola: fired transitions : 1812
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 21 Peterson-PT-3-CTLFireability-07
lola: time limit : 684 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for Peterson-PT-3-CTLFireability-07
lola: result : true
lola: markings : 66846
lola: fired transitions : 229670
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 Peterson-PT-3-CTLFireability-15
lola: time limit : 855 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for Peterson-PT-3-CTLFireability-15
lola: result : false
lola: markings : 781
lola: fired transitions : 2622
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 33 Peterson-PT-3-CTLFireability-11
lola: time limit : 1140 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for Peterson-PT-3-CTLFireability-11
lola: result : true
lola: markings : 666
lola: fired transitions : 4426
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Peterson-PT-3-CTLFireability-04
lola: time limit : 1710 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-05: F false state space / EG
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: EFAG false tscc_search
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: DISJ true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 2/1710 2/32 Peterson-PT-3-CTLFireability-04 330106 m, 66021 m/sec, 1553676 t fired, .
Time elapsed: 182 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-05: F false state space / EG
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: EFAG false tscc_search
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: DISJ true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Peterson-PT-3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Peterson-PT-3-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 7/1710 5/32 Peterson-PT-3-CTLFireability-04 1066577 m, 147294 m/sec, 5080479 t fired, .
Time elapsed: 187 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for Peterson-PT-3-CTLFireability-04
lola: result : true
lola: markings : 1340365
lola: fired transitions : 6390190
lola: time used : 9.000000
lola: memory pages used : 7
lola: LAUNCH task # 10 (type EXCL) for 9 Peterson-PT-3-CTLFireability-03
lola: time limit : 3411 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Peterson-PT-3-CTLFireability-03
lola: result : false
lola: markings : 204701
lola: fired transitions : 837321
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Peterson-PT-3-CTLFireability-00: CTL false CTL model checker
Peterson-PT-3-CTLFireability-01: EFEG true state space /EFEG
Peterson-PT-3-CTLFireability-02: CTL false CTL model checker
Peterson-PT-3-CTLFireability-03: CTL false CTL model checker
Peterson-PT-3-CTLFireability-04: CTL true CTL model checker
Peterson-PT-3-CTLFireability-05: F false state space / EG
Peterson-PT-3-CTLFireability-06: CTL true CTL model checker
Peterson-PT-3-CTLFireability-07: EFAG false tscc_search
Peterson-PT-3-CTLFireability-08: CTL true CTL model checker
Peterson-PT-3-CTLFireability-09: EF true findpath
Peterson-PT-3-CTLFireability-10: CTL false CTL model checker
Peterson-PT-3-CTLFireability-11: DISJ true CTL model checker
Peterson-PT-3-CTLFireability-12: CTL false CTL model checker
Peterson-PT-3-CTLFireability-13: CTL true CTL model checker
Peterson-PT-3-CTLFireability-14: CTL true CTL model checker
Peterson-PT-3-CTLFireability-15: CTL false CTL model checker
Time elapsed: 190 secs. Pages in use: 17
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Peterson-PT-3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Peterson-PT-3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r262-smll-167863537500610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Peterson-PT-3.tgz
mv Peterson-PT-3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;