Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r235-tall-167856421800446.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool smartxred
Input is LamportFastMutEx-PT-8, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r235-tall-167856421800446
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 24K Feb 25 13:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 163K Feb 25 13:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 43K Feb 25 13:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 228K Feb 25 13:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 12K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 25K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 101K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Feb 25 13:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 25 13:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 64K Feb 25 13:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 321K Feb 25 13:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.3K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 329K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-00
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-01
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-02
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-03
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-04
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-05
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-06
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-07
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-08
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-09
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-10
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-11
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-12
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-13
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-14
FORMULA_NAME LamportFastMutEx-PT-8-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678656620197

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=smartxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-PT-8
Applying reductions before tool smart
Invoking reducer
Running Version 202303021504
[2023-03-12 21:30:21] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-12 21:30:21] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-12 21:30:21] [INFO ] Load time of PNML (sax parser for PT used): 76 ms
[2023-03-12 21:30:21] [INFO ] Transformed 315 places.
[2023-03-12 21:30:21] [INFO ] Transformed 666 transitions.
[2023-03-12 21:30:21] [INFO ] Found NUPN structural information;
[2023-03-12 21:30:21] [INFO ] Completing missing partition info from NUPN : creating a component with [P_start_1_0, P_start_1_1, P_start_1_2, P_start_1_3, P_start_1_4, P_start_1_5, P_start_1_6, P_start_1_7, P_start_1_8, P_b_0_false, P_b_0_true, P_b_1_false, P_b_1_true, P_b_2_false, P_b_2_true, P_b_3_false, P_b_3_true, P_b_4_false, P_b_4_true, P_b_5_false, P_b_5_true, P_b_6_false, P_b_6_true, P_b_7_false, P_b_7_true, P_b_8_false, P_b_8_true, P_setx_3_0, P_setx_3_1, P_setx_3_2, P_setx_3_3, P_setx_3_4, P_setx_3_5, P_setx_3_6, P_setx_3_7, P_setx_3_8, P_setbi_5_0, P_setbi_5_1, P_setbi_5_2, P_setbi_5_3, P_setbi_5_4, P_setbi_5_5, P_setbi_5_6, P_setbi_5_7, P_setbi_5_8, P_ify0_4_0, P_ify0_4_1, P_ify0_4_2, P_ify0_4_3, P_ify0_4_4, P_ify0_4_5, P_ify0_4_6, P_ify0_4_7, P_ify0_4_8, P_sety_9_0, P_sety_9_1, P_sety_9_2, P_sety_9_3, P_sety_9_4, P_sety_9_5, P_sety_9_6, P_sety_9_7, P_sety_9_8, P_ifxi_10_0, P_ifxi_10_1, P_ifxi_10_2, P_ifxi_10_3, P_ifxi_10_4, P_ifxi_10_5, P_ifxi_10_6, P_ifxi_10_7, P_ifxi_10_8, P_setbi_11_0, P_setbi_11_1, P_setbi_11_2, P_setbi_11_3, P_setbi_11_4, P_setbi_11_5, P_setbi_11_6, P_setbi_11_7, P_setbi_11_8, P_fordo_12_0, P_fordo_12_1, P_fordo_12_2, P_fordo_12_3, P_fordo_12_4, P_fordo_12_5, P_fordo_12_6, P_fordo_12_7, P_fordo_12_8, P_wait_0_0, P_wait_0_1, P_wait_0_2, P_wait_0_3, P_wait_0_4, P_wait_0_5, P_wait_0_6, P_wait_0_7, P_wait_0_8, P_wait_1_0, P_wait_1_1, P_wait_1_2, P_wait_1_3, P_wait_1_4, P_wait_1_5, P_wait_1_6, P_wait_1_7, P_wait_1_8, P_wait_2_0, P_wait_2_1, P_wait_2_2, P_wait_2_3, P_wait_2_4, P_wait_2_5, P_wait_2_6, P_wait_2_7, P_wait_2_8, P_wait_3_0, P_wait_3_1, P_wait_3_2, P_wait_3_3, P_wait_3_4, P_wait_3_5, P_wait_3_6, P_wait_3_7, P_wait_3_8, P_wait_4_0, P_wait_4_1, P_wait_4_2, P_wait_4_3, P_wait_4_4, P_wait_4_5, P_wait_4_6, P_wait_4_7, P_wait_4_8, P_wait_5_0, P_wait_5_1, P_wait_5_2, P_wait_5_3, P_wait_5_4, P_wait_5_5, P_wait_5_6, P_wait_5_7, P_wait_5_8, P_wait_6_0, P_wait_6_1, P_wait_6_2, P_wait_6_3, P_wait_6_4, P_wait_6_5, P_wait_6_6, P_wait_6_7, P_wait_6_8, P_wait_7_0, P_wait_7_1, P_wait_7_2, P_wait_7_3, P_wait_7_4, P_wait_7_5, P_wait_7_6, P_wait_7_7, P_wait_7_8, P_wait_8_0, P_wait_8_1, P_wait_8_2, P_wait_8_3, P_wait_8_4, P_wait_8_5, P_wait_8_6, P_wait_8_7, P_wait_8_8, P_await_13_0, P_await_13_1, P_await_13_2, P_await_13_3, P_await_13_4, P_await_13_5, P_await_13_6, P_await_13_7, P_await_13_8, P_done_0_0, P_done_0_1, P_done_0_2, P_done_0_3, P_done_0_4, P_done_0_5, P_done_0_6, P_done_0_7, P_done_0_8, P_done_1_0, P_done_1_1, P_done_1_2, P_done_1_3, P_done_1_4, P_done_1_5, P_done_1_6, P_done_1_7, P_done_1_8, P_done_2_0, P_done_2_1, P_done_2_2, P_done_2_3, P_done_2_4, P_done_2_5, P_done_2_6, P_done_2_7, P_done_2_8, P_done_3_0, P_done_3_1, P_done_3_2, P_done_3_3, P_done_3_4, P_done_3_5, P_done_3_6, P_done_3_7, P_done_3_8, P_done_4_0, P_done_4_1, P_done_4_2, P_done_4_3, P_done_4_4, P_done_4_5, P_done_4_6, P_done_4_7, P_done_4_8, P_done_5_0, P_done_5_1, P_done_5_2, P_done_5_3, P_done_5_4, P_done_5_5, P_done_5_6, P_done_5_7, P_done_5_8, P_done_6_0, P_done_6_1, P_done_6_2, P_done_6_3, P_done_6_4, P_done_6_5, P_done_6_6, P_done_6_7, P_done_6_8, P_done_7_0, P_done_7_1, P_done_7_2, P_done_7_3, P_done_7_4, P_done_7_5, P_done_7_6, P_done_7_7, P_done_7_8, P_done_8_0, P_done_8_1, P_done_8_2, P_done_8_3, P_done_8_4, P_done_8_5, P_done_8_6, P_done_8_7, P_done_8_8, P_ifyi_15_0, P_ifyi_15_1, P_ifyi_15_2, P_ifyi_15_3, P_ifyi_15_4, P_ifyi_15_5, P_ifyi_15_6, P_ifyi_15_7, P_ifyi_15_8, P_awaity_0, P_awaity_1, P_awaity_2, P_awaity_3, P_awaity_4, P_awaity_5, P_awaity_6, P_awaity_7, P_awaity_8, P_CS_21_0, P_CS_21_1, P_CS_21_2, P_CS_21_3, P_CS_21_4, P_CS_21_5, P_CS_21_6, P_CS_21_7, P_CS_21_8, P_setbi_24_0, P_setbi_24_1, P_setbi_24_2, P_setbi_24_3, P_setbi_24_4, P_setbi_24_5, P_setbi_24_6, P_setbi_24_7, P_setbi_24_8]
[2023-03-12 21:30:21] [INFO ] Parsed PT model containing 315 places and 666 transitions and 2934 arcs in 140 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 15 ms.
Working with output stream class java.io.PrintStream
Deduced a syphon composed of 49 places in 3 ms
Reduce places removed 49 places and 82 transitions.
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 527 ms. (steps per millisecond=18 ) properties (out of 13) seen :6
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 7) seen :1
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
[2023-03-12 21:30:22] [INFO ] Flow matrix only has 416 transitions (discarded 168 similar events)
// Phase 1: matrix 416 rows 266 cols
[2023-03-12 21:30:22] [INFO ] Computed 82 place invariants in 15 ms
[2023-03-12 21:30:22] [INFO ] After 184ms SMT Verify possible using all constraints in real domain returned unsat :6 sat :0
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA LamportFastMutEx-PT-8-ReachabilityCardinality-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 6 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 1256 ms.
======================================================
========== this is Smart for the MCC'2018 ============
======================================================
Running LamportFastMutEx (PT), instance 8
Examination ReachabilityCardinality
Parser /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//parser/Cardinality.jar
Model checker /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//rem_exec//smart

GOT IT HERE. BS
Petri model created: 315 places, 666 transitions, 2934 arcs.
Final Score: 12119.626
Took : 30 seconds
Reachability Cardinality file is: ReachabilityCardinality.xml
READY TO PARSE. BS
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-00 (reachable &!potential( (! ( ( (! ( (tk(P298) + tk(P299) + tk(P300) + tk(P301) + tk(P302) + tk(P303) + tk(P304) + tk(P305) + tk(P306)) <= (tk(P280) + tk(P281) + tk(P282) + tk(P283) + tk(P284) + tk(P285) + tk(P286) + tk(P287) + tk(P288)) )) & ( (! ( ( ( 61 ) <= (tk(P19) + tk(P20) + tk(P21) + tk(P22) + tk(P23) + tk(P24) + tk(P25) + tk(P26) + tk(P27)) ) & ( ( (! ( (tk(P82) + tk(P83) + tk(P84) + tk(P85) + tk(P86) + tk(P87) + tk(P88) + tk(P89) + tk(P90)) <= (tk(P289) + tk(P290) + tk(P291) + tk(P292) + tk(P293) + tk(P294) + tk(P295) + tk(P296) + tk(P297)) )) | ( (tk(P100) + tk(P101) + tk(P102) + tk(P103) + tk(P104) + tk(P105) + tk(P106) + tk(P107) + tk(P108)) <= ( 87 ) ) ) & ( ( (tk(P10) + tk(P11) + tk(P12) + tk(P13) + tk(P14) + tk(P15) + tk(P16) + tk(P17) + tk(P18)) <= (tk(P82) + tk(P83) + tk(P84) + tk(P85) + tk(P86) + tk(P87) + tk(P88) + tk(P89) + tk(P90)) ) & ( ( (tk(P1) + tk(P2) + tk(P3) + tk(P4) + tk(P5) + tk(P6) + tk(P7) + tk(P8) + tk(P9)) <= (tk(P10) + tk(P11) + tk(P12) + tk(P13) + tk(P14) + tk(P15) + tk(P16) + tk(P17) + tk(P18)) ) & ( (tk(P190) + tk(P191) + tk(P192) + tk(P193) + tk(P194) + tk(P195) + tk(P196) + tk(P197) + tk(P198)) <= ( 46 ) ) ) ) ) )) | ( (tk(P19) + tk(P20) + tk(P21) + tk(P22) + tk(P23) + tk(P24) + tk(P25) + tk(P26) + tk(P27)) <= (tk(P10) + tk(P11) + tk(P12) + tk(P13) + tk(P14) + tk(P15) + tk(P16) + tk(P17) + tk(P18)) ) ) ) & ( ( 24 ) <= (tk(P64) + tk(P65) + tk(P66) + tk(P67) + tk(P68) + tk(P69) + tk(P70) + tk(P71) + tk(P72)) ) ))))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-01 (reachable & potential((! ( (tk(P298) + tk(P299) + tk(P300) + tk(P301) + tk(P302) + tk(P303) + tk(P304) + tk(P305) + tk(P306)) <= ( 8 ) ))))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-02 (reachable &!potential( ( ( (tk(P109) + tk(P110) + tk(P111) + tk(P112) + tk(P113) + tk(P114) + tk(P115) + tk(P116) + tk(P117) + tk(P118) + tk(P119) + tk(P120) + tk(P121) + tk(P122) + tk(P123) + tk(P124) + tk(P125) + tk(P126) + tk(P127) + tk(P128) + tk(P129) + tk(P130) + tk(P131) + tk(P132) + tk(P133) + tk(P134) + tk(P135) + tk(P136) + tk(P137) + tk(P138) + tk(P139) + tk(P140) + tk(P141) + tk(P142) + tk(P143) + tk(P144) + tk(P145) + tk(P146) + tk(P147) + tk(P148) + tk(P149) + tk(P150) + tk(P151) + tk(P152) + tk(P153) + tk(P154) + tk(P155) + tk(P156) + tk(P157) + tk(P158) + tk(P159) + tk(P160) + tk(P161) + tk(P162) + tk(P163) + tk(P164) + tk(P165) + tk(P166) + tk(P167) + tk(P168) + tk(P169) + tk(P170) + tk(P171) + tk(P172) + tk(P173) + tk(P174) + tk(P175) + tk(P176) + tk(P177) + tk(P178) + tk(P179) + tk(P180) + tk(P181) + tk(P182) + tk(P183) + tk(P184) + tk(P185) + tk(P186) + tk(P187) + tk(P188) + tk(P189)) <= ( 23 ) ) | ( (! ( (tk(P100) + tk(P101) + tk(P102) + tk(P103) + tk(P104) + tk(P105) + tk(P106) + tk(P107) + tk(P108)) <= ( 61 ) )) & ( (tk(P19) + tk(P20) + tk(P21) + tk(P22) + tk(P23) + tk(P24) + tk(P25) + tk(P26) + tk(P27)) <= (tk(P55) + tk(P56) + tk(P57) + tk(P58) + tk(P59) + tk(P60) + tk(P61) + tk(P62) + tk(P63)) ) ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-03 (reachable & potential(( ( 47 ) <= (tk(P64) + tk(P65) + tk(P66) + tk(P67) + tk(P68) + tk(P69) + tk(P70) + tk(P71) + tk(P72)) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-04 (reachable &!potential( ( (tk(P64) + tk(P65) + tk(P66) + tk(P67) + tk(P68) + tk(P69) + tk(P70) + tk(P71) + tk(P72)) <= ( 94 ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-05 (reachable &!potential( ( (tk(P190) + tk(P191) + tk(P192) + tk(P193) + tk(P194) + tk(P195) + tk(P196) + tk(P197) + tk(P198)) <= ( 30 ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-06 (reachable & potential((! ( ( ( ( 64 ) <= (tk(P28) + tk(P29) + tk(P30) + tk(P31) + tk(P32) + tk(P33) + tk(P34) + tk(P35) + tk(P36) + tk(P37) + tk(P38) + tk(P39) + tk(P40) + tk(P41) + tk(P42) + tk(P43) + tk(P44) + tk(P45)) ) | ( (tk(P100) + tk(P101) + tk(P102) + tk(P103) + tk(P104) + tk(P105) + tk(P106) + tk(P107) + tk(P108)) <= ( 50 ) ) ) | ( ( 40 ) <= (tk(P73) + tk(P74) + tk(P75) + tk(P76) + tk(P77) + tk(P78) + tk(P79) + tk(P80) + tk(P81)) ) ))))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-07 (reachable &!potential( ( (! ( ( 82 ) <= (tk(P199) + tk(P200) + tk(P201) + tk(P202) + tk(P203) + tk(P204) + tk(P205) + tk(P206) + tk(P207) + tk(P208) + tk(P209) + tk(P210) + tk(P211) + tk(P212) + tk(P213) + tk(P214) + tk(P215) + tk(P216) + tk(P217) + tk(P218) + tk(P219) + tk(P220) + tk(P221) + tk(P222) + tk(P223) + tk(P224) + tk(P225) + tk(P226) + tk(P227) + tk(P228) + tk(P229) + tk(P230) + tk(P231) + tk(P232) + tk(P233) + tk(P234) + tk(P235) + tk(P236) + tk(P237) + tk(P238) + tk(P239) + tk(P240) + tk(P241) + tk(P242) + tk(P243) + tk(P244) + tk(P245) + tk(P246) + tk(P247) + tk(P248) + tk(P249) + tk(P250) + tk(P251) + tk(P252) + tk(P253) + tk(P254) + tk(P255) + tk(P256) + tk(P257) + tk(P258) + tk(P259) + tk(P260) + tk(P261) + tk(P262) + tk(P263) + tk(P264) + tk(P265) + tk(P266) + tk(P267) + tk(P268) + tk(P269) + tk(P270) + tk(P271) + tk(P272) + tk(P273) + tk(P274) + tk(P275) + tk(P276) + tk(P277) + tk(P278) + tk(P279)) )) & ( ( (tk(P199) + tk(P200) + tk(P201) + tk(P202) + tk(P203) + tk(P204) + tk(P205) + tk(P206) + tk(P207) + tk(P208) + tk(P209) + tk(P210) + tk(P211) + tk(P212) + tk(P213) + tk(P214) + tk(P215) + tk(P216) + tk(P217) + tk(P218) + tk(P219) + tk(P220) + tk(P221) + tk(P222) + tk(P223) + tk(P224) + tk(P225) + tk(P226) + tk(P227) + tk(P228) + tk(P229) + tk(P230) + tk(P231) + tk(P232) + tk(P233) + tk(P234) + tk(P235) + tk(P236) + tk(P237) + tk(P238) + tk(P239) + tk(P240) + tk(P241) + tk(P242) + tk(P243) + tk(P244) + tk(P245) + tk(P246) + tk(P247) + tk(P248) + tk(P249) + tk(P250) + tk(P251) + tk(P252) + tk(P253) + tk(P254) + tk(P255) + tk(P256) + tk(P257) + tk(P258) + tk(P259) + tk(P260) + tk(P261) + tk(P262) + tk(P263) + tk(P264) + tk(P265) + tk(P266) + tk(P267) + tk(P268) + tk(P269) + tk(P270) + tk(P271) + tk(P272) + tk(P273) + tk(P274) + tk(P275) + tk(P276) + tk(P277) + tk(P278) + tk(P279)) <= (tk(P28) + tk(P29) + tk(P30) + tk(P31) + tk(P32) + tk(P33) + tk(P34) + tk(P35) + tk(P36) + tk(P37) + tk(P38) + tk(P39) + tk(P40) + tk(P41) + tk(P42) + tk(P43) + tk(P44) + tk(P45)) ) | ( ( (! ( ( (tk(P1) + tk(P2) + tk(P3) + tk(P4) + tk(P5) + tk(P6) + tk(P7) + tk(P8) + tk(P9)) <= (tk(P55) + tk(P56) + tk(P57) + tk(P58) + tk(P59) + tk(P60) + tk(P61) + tk(P62) + tk(P63)) ) & ( (tk(P289) + tk(P290) + tk(P291) + tk(P292) + tk(P293) + tk(P294) + tk(P295) + tk(P296) + tk(P297)) <= ( 42 ) ) )) & ( ( ( (tk(P46) + tk(P47) + tk(P48) + tk(P49) + tk(P50) + tk(P51) + tk(P52) + tk(P53) + tk(P54)) <= ( 7 ) ) & ( (tk(P109) + tk(P110) + tk(P111) + tk(P112) + tk(P113) + tk(P114) + tk(P115) + tk(P116) + tk(P117) + tk(P118) + tk(P119) + tk(P120) + tk(P121) + tk(P122) + tk(P123) + tk(P124) + tk(P125) + tk(P126) + tk(P127) + tk(P128) + tk(P129) + tk(P130) + tk(P131) + tk(P132) + tk(P133) + tk(P134) + tk(P135) + tk(P136) + tk(P137) + tk(P138) + tk(P139) + tk(P140) + tk(P141) + tk(P142) + tk(P143) + tk(P144) + tk(P145) + tk(P146) + tk(P147) + tk(P148) + tk(P149) + tk(P150) + tk(P151) + tk(P152) + tk(P153) + tk(P154) + tk(P155) + tk(P156) + tk(P157) + tk(P158) + tk(P159) + tk(P160) + tk(P161) + tk(P162) + tk(P163) + tk(P164) + tk(P165) + tk(P166) + tk(P167) + tk(P168) + tk(P169) + tk(P170) + tk(P171) + tk(P172) + tk(P173) + tk(P174) + tk(P175) + tk(P176) + tk(P177) + tk(P178) + tk(P179) + tk(P180) + tk(P181) + tk(P182) + tk(P183) + tk(P184) + tk(P185) + tk(P186) + tk(P187) + tk(P188) + tk(P189)) <= ( 12 ) ) ) | (! ( (tk(P91) + tk(P92) + tk(P93) + tk(P94) + tk(P95) + tk(P96) + tk(P97) + tk(P98) + tk(P99)) <= ( 32 ) )) ) ) & ( (! ( ( 2 ) <= (tk(P19) + tk(P20) + tk(P21) + tk(P22) + tk(P23) + tk(P24) + tk(P25) + tk(P26) + tk(P27)) )) | ( ( 45 ) <= (tk(P298) + tk(P299) + tk(P300) + tk(P301) + tk(P302) + tk(P303) + tk(P304) + tk(P305) + tk(P306)) ) ) ) ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-08 (reachable & potential(( (! ( ( ( 1 ) <= (tk(P158)) ) & ( ( (tk(P86)) <= (tk(P128)) ) & (! ( (tk(P22)) <= (tk(P257)) )) ) )) & ( (! ( ( ( (! ( (tk(P208)) <= ( 0 ) )) & ( (! ( (tk(P211)) <= (tk(P305)) )) & ( ( ( 1 ) <= (tk(P169)) ) | ( (tk(P180)) <= ( 0 ) ) ) ) ) | ( (tk(P81)) <= ( 0 ) ) ) & ( ( 1 ) <= (tk(P42)) ) )) & ( (! ( ( ( (! ( ( (tk(P44)) <= (tk(P202)) ) | ( ( 1 ) <= (tk(P51)) ) )) & (! ( ( ( 1 ) <= (tk(P126)) ) | ( ( 1 ) <= (tk(P280)) ) )) ) | ( (! ( ( 1 ) <= (tk(P293)) )) | ( ( ( (tk(P43)) <= (tk(P133)) ) | ( (tk(P139)) <= (tk(P213)) ) ) & ( ( ( 1 ) <= (tk(P65)) ) | ( (tk(P238)) <= ( 0 ) ) ) ) ) ) | ( ( ( (tk(P161)) <= ( 0 ) ) & ( (! ( ( 1 ) <= (tk(P203)) )) & ( ( ( 1 ) <= (tk(P300)) ) & ( (tk(P229)) <= ( 0 ) ) ) ) ) & (! ( ( ( 1 ) <= (tk(P91)) ) & (! ( (tk(P251)) <= ( 1 ) )) )) ) )) & (! ( ( (! ( ( (tk(P95)) <= ( 1 ) ) & ( ( 1 ) <= (tk(P307)) ) )) | ( (! ( ( ( 1 ) <= (tk(P299)) ) & ( ( 1 ) <= (tk(P161)) ) )) | ( ( ( (tk(P87)) <= (tk(P182)) ) | ( (tk(P7)) <= (tk(P102)) ) ) & (! ( ( 1 ) <= (tk(P290)) )) ) ) ) & ( (! ( ( (tk(P21)) <= (tk(P297)) ) & (! ( (tk(P272)) <= (tk(P13)) )) )) & (! ( ( (tk(P81)) <= (tk(P276)) ) | (! ( (tk(P37)) <= ( 0 ) )) )) ) )) ) ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-09 (reachable &!potential( (! ( ( (! ( ( (! ( ( 1 ) <= (tk(P247)) )) & ( ( (tk(P237)) <= ( 1 ) ) | ( ( 1 ) <= (tk(P237)) ) ) ) | ( ( ( (tk(P64)) <= ( 1 ) ) & ( ( 1 ) <= (tk(P242)) ) ) | ( ( (tk(P49)) <= ( 0 ) ) & ( ( 1 ) <= (tk(P128)) ) ) ) )) & (! ( ( ( ( (tk(P143)) <= (tk(P151)) ) & ( (tk(P288)) <= (tk(P222)) ) ) & ( ( ( 1 ) <= (tk(P88)) ) & ( (tk(P230)) <= (tk(P303)) ) ) ) | ( ( (tk(P240)) <= (tk(P226)) ) | (! ( (tk(P104)) <= ( 0 ) )) ) )) ) & ( ( (! ( (tk(P190)) <= ( 0 ) )) & ( ( ( (tk(P280)) <= (tk(P279)) ) & ( ( (tk(P231)) <= ( 0 ) ) | ( (tk(P132)) <= (tk(P136)) ) ) ) & (! ( ( (tk(P1)) <= ( 0 ) ) & ( (tk(P53)) <= ( 0 ) ) )) ) ) | ( (tk(P231)) <= ( 0 ) ) ) ))))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-10 (reachable &!potential( ( ( (! ( ( ( (tk(P173)) <= (tk(P50)) ) | ( ( ( (tk(P65)) <= (tk(P170)) ) | ( ( ( (tk(P173)) <= ( 0 ) ) | ( ( 1 ) <= (tk(P111)) ) ) | ( ( ( 1 ) <= (tk(P215)) ) & ( ( 1 ) <= (tk(P47)) ) ) ) ) | ( ( ( ( (tk(P215)) <= (tk(P203)) ) | ( (tk(P118)) <= (tk(P185)) ) ) & ( (tk(P289)) <= (tk(P137)) ) ) | ( ( (tk(P28)) <= ( 0 ) ) | (! ( (tk(P292)) <= (tk(P55)) )) ) ) ) ) & ( (tk(P110)) <= ( 1 ) ) )) | ( (tk(P62)) <= (tk(P70)) ) ) | ( ( (! ( ( 1 ) <= (tk(P268)) )) & (! ( ( 1 ) <= (tk(P210)) )) ) | (! ( ( (! ( ( (tk(P285)) <= ( 0 ) ) & ( (tk(P213)) <= (tk(P66)) ) )) & (! ( (! ( (tk(P24)) <= (tk(P255)) )) & ( ( 1 ) <= (tk(P40)) ) )) ) & ( ( ( (tk(P99)) <= ( 0 ) ) & ( (tk(P298)) <= ( 0 ) ) ) | ( (! ( (tk(P74)) <= (tk(P151)) )) & (! ( ( ( ( 1 ) <= (tk(P35)) ) | ( ( 1 ) <= (tk(P246)) ) ) | ( ( ( 1 ) <= (tk(P1)) ) | ( (tk(P26)) <= ( 1 ) ) ) )) ) ) )) ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-11 (reachable & potential((! ( ( ( (tk(P268)) <= ( 1 ) ) | ( ( ( (tk(P45)) <= (tk(P117)) ) | (! ( ( ( ( (tk(P26)) <= (tk(P210)) ) & ( ( 1 ) <= (tk(P112)) ) ) | ( (tk(P138)) <= (tk(P294)) ) ) | ( (! ( (tk(P93)) <= ( 0 ) )) | (! ( (tk(P232)) <= (tk(P129)) )) ) )) ) | ( ( ( 1 ) <= (tk(P14)) ) & ( (tk(P219)) <= ( 1 ) ) ) ) ) | ( ( ( 1 ) <= (tk(P151)) ) | ( (tk(P20)) <= (tk(P125)) ) ) ))))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-12 (reachable &!potential( ( ( ( ( (tk(P121)) <= ( 1 ) ) & ( ( ( ( ( ( ( (tk(P110)) <= (tk(P31)) ) | ( ( 1 ) <= (tk(P14)) ) ) | ( ( (tk(P96)) <= ( 0 ) ) | ( ( 1 ) <= (tk(P225)) ) ) ) | ( ( (tk(P122)) <= (tk(P172)) ) & (! ( (tk(P250)) <= ( 0 ) )) ) ) | (! ( (tk(P7)) <= ( 1 ) )) ) & ( ( ( (tk(P216)) <= ( 1 ) ) & ( ( ( (tk(P94)) <= (tk(P207)) ) | ( ( 1 ) <= (tk(P14)) ) ) | ( ( (tk(P121)) <= (tk(P98)) ) & ( (tk(P192)) <= ( 1 ) ) ) ) ) & ( (! ( (tk(P209)) <= (tk(P310)) )) | ( (tk(P113)) <= (tk(P5)) ) ) ) ) & ( ( ( (tk(P194)) <= ( 1 ) ) | ( ( 1 ) <= (tk(P53)) ) ) | ( ( (tk(P40)) <= (tk(P70)) ) & ( (tk(P135)) <= (tk(P56)) ) ) ) ) ) & (! ( (! ( ( (tk(P47)) <= ( 1 ) ) & ( ( (! ( ( 1 ) <= (tk(P10)) )) | ( ( ( 1 ) <= (tk(P163)) ) & ( (tk(P301)) <= ( 0 ) ) ) ) | (! ( (tk(P167)) <= ( 0 ) )) ) )) | ( (tk(P86)) <= ( 0 ) ) )) ) | ( ( ( ( (! ( ( ( ( ( 1 ) <= (tk(P114)) ) & ( (tk(P85)) <= ( 0 ) ) ) & ( ( ( 1 ) <= (tk(P106)) ) | ( ( 1 ) <= (tk(P197)) ) ) ) & ( ( ( (tk(P9)) <= (tk(P59)) ) & ( ( 1 ) <= (tk(P35)) ) ) | ( ( (tk(P2)) <= ( 0 ) ) | ( ( 1 ) <= (tk(P68)) ) ) ) )) | (! ( (! ( (tk(P289)) <= (tk(P68)) )) & ( (tk(P178)) <= (tk(P204)) ) )) ) & ( (tk(P236)) <= (tk(P27)) ) ) | ( ( (! ( (tk(P77)) <= (tk(P59)) )) & ( ( ( ( ( ( 1 ) <= (tk(P222)) ) & ( ( 1 ) <= (tk(P285)) ) ) & (! ( ( 1 ) <= (tk(P253)) )) ) | (! ( ( (tk(P253)) <= (tk(P72)) ) & ( ( 1 ) <= (tk(P185)) ) )) ) | ( ( ( ( (tk(P283)) <= (tk(P174)) ) & ( (tk(P55)) <= (tk(P107)) ) ) & ( ( (tk(P119)) <= (tk(P158)) ) | ( ( 1 ) <= (tk(P193)) ) ) ) & ( (tk(P15)) <= ( 1 ) ) ) ) ) | ( (tk(P126)) <= (tk(P124)) ) ) ) | (! ( (tk(P307)) <= (tk(P154)) )) ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-13 (reachable &!potential( ( (tk(P169)) <= ( 1 ) )))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-14 (reachable & potential((! ( (tk(P99)) <= ( 0 ) ))))
PROPERTY: LamportFastMutEx-PT-8-ReachabilityCardinality-15 (reachable & potential((! ( (tk(P82)) <= (tk(P47)) ))))

BK_STOP 1678659705681

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
/home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//smart.sh: line 116: 487 Killed ${SMART}/smart ${INPUT_SM}

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-PT-8"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="smartxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool smartxred"
echo " Input is LamportFastMutEx-PT-8, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r235-tall-167856421800446"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-PT-8.tgz
mv LamportFastMutEx-PT-8 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;