Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416800946.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S32C09, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416800946
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 31M
-rw-r--r-- 1 mcc users 14K Feb 26 03:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 26 03:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 03:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 03:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.7K Feb 25 16:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 16:26 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:26 LTLFireability.xml
-rw-r--r-- 1 mcc users 21K Feb 26 03:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 03:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 16K Feb 26 03:21 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 26 03:21 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 30M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679517694102

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S32C09
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 20:41:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 20:41:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 20:41:36] [INFO ] Load time of PNML (sax parser for PT used): 884 ms
[2023-03-22 20:41:36] [INFO ] Transformed 29770 places.
[2023-03-22 20:41:36] [INFO ] Transformed 44921 transitions.
[2023-03-22 20:41:36] [INFO ] Parsed PT model containing 29770 places and 44921 transitions and 170374 arcs in 1162 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 29 ms.
Support contains 249 out of 29770 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 29770/29770 places, 44921/44921 transitions.
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 29716 transition count 44921
Applied a total of 54 rules in 2458 ms. Remains 29716 /29770 variables (removed 54) and now considering 44921/44921 (removed 0) transitions.
[2023-03-22 20:41:39] [INFO ] Flow matrix only has 43865 transitions (discarded 1056 similar events)
// Phase 1: matrix 43865 rows 29716 cols
[2023-03-22 20:41:45] [INFO ] Computed 1769 place invariants in 6160 ms
[2023-03-22 20:41:49] [INFO ] Implicit Places using invariants in 9328 ms returned []
Implicit Place search using SMT only with invariants took 9355 ms to find 0 implicit places.
[2023-03-22 20:41:49] [INFO ] Flow matrix only has 43865 transitions (discarded 1056 similar events)
[2023-03-22 20:41:49] [INFO ] Invariant cache hit.
[2023-03-22 20:41:51] [INFO ] Dead Transitions using invariants and state equation in 2556 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 29716/29770 places, 44921/44921 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14380 ms. Remains : 29716/29770 places, 44921/44921 transitions.
Support contains 249 out of 29716 places after structural reductions.
[2023-03-22 20:41:53] [INFO ] Flatten gal took : 1449 ms
[2023-03-22 20:41:54] [INFO ] Flatten gal took : 1209 ms
[2023-03-22 20:41:57] [INFO ] Input system was already deterministic with 44921 transitions.
Support contains 238 out of 29716 places (down from 249) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 108 resets, run finished after 987 ms. (steps per millisecond=10 ) properties (out of 96) seen :13
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=11 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 83) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 82) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 81) seen :1
Running SMT prover for 80 properties.
[2023-03-22 20:41:59] [INFO ] Flow matrix only has 43865 transitions (discarded 1056 similar events)
[2023-03-22 20:41:59] [INFO ] Invariant cache hit.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.assertInvariants(DeadlockTester.java:2340)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:618)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 20:42:24] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 20:42:24] [INFO ] After 25043ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 80 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 193 out of 29716 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Drop transitions removed 9058 transitions
Trivial Post-agglo rules discarded 9058 transitions
Performed 9058 trivial Post agglomeration. Transition count delta: 9058
Iterating post reduction 0 with 9058 rules applied. Total rules applied 9058 place count 29716 transition count 35863
Reduce places removed 9058 places and 0 transitions.
Performed 415 Post agglomeration using F-continuation condition.Transition count delta: 415
Iterating post reduction 1 with 9473 rules applied. Total rules applied 18531 place count 20658 transition count 35448
Reduce places removed 415 places and 0 transitions.
Iterating post reduction 2 with 415 rules applied. Total rules applied 18946 place count 20243 transition count 35448
Performed 567 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 567 Pre rules applied. Total rules applied 18946 place count 20243 transition count 34881
Deduced a syphon composed of 567 places in 46 ms
Reduce places removed 567 places and 0 transitions.
Iterating global reduction 3 with 1134 rules applied. Total rules applied 20080 place count 19676 transition count 34881
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Deduced a syphon composed of 24 places in 45 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 3 with 48 rules applied. Total rules applied 20128 place count 19652 transition count 34857
Free-agglomeration rule (complex) applied 351 times.
Iterating global reduction 3 with 351 rules applied. Total rules applied 20479 place count 19652 transition count 34506
Reduce places removed 351 places and 0 transitions.
Iterating post reduction 3 with 351 rules applied. Total rules applied 20830 place count 19301 transition count 34506
Partial Free-agglomeration rule applied 9058 times.
Drop transitions removed 9058 transitions
Iterating global reduction 4 with 9058 rules applied. Total rules applied 29888 place count 19301 transition count 34506
Applied a total of 29888 rules in 10208 ms. Remains 19301 /29716 variables (removed 10415) and now considering 34506/44921 (removed 10415) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10210 ms. Remains : 19301/29716 places, 34506/44921 transitions.
Incomplete random walk after 10000 steps, including 152 resets, run finished after 899 ms. (steps per millisecond=11 ) properties (out of 80) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 77) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 76) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 75) seen :0
Interrupted probabilistic random walk after 7067 steps, run timeout after 3001 ms. (steps per millisecond=2 ) properties seen :{19=1, 64=1, 67=1}
Probabilistic random walk after 7067 steps, saw 3493 distinct states, run finished after 3003 ms. (steps per millisecond=2 ) properties seen :3
Running SMT prover for 72 properties.
[2023-03-22 20:42:39] [INFO ] Flow matrix only has 33099 transitions (discarded 1407 similar events)
// Phase 1: matrix 33099 rows 19301 cols
[2023-03-22 20:42:47] [INFO ] Computed 1769 place invariants in 8086 ms
[2023-03-22 20:43:06] [INFO ] [Real]Absence check using 63 positive place invariants in 163 ms returned sat
[2023-03-22 20:43:07] [INFO ] [Real]Absence check using 63 positive and 1706 generalized place invariants in 1112 ms returned sat
[2023-03-22 20:43:09] [INFO ] After 22279ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:68
[2023-03-22 20:43:26] [INFO ] [Nat]Absence check using 63 positive place invariants in 148 ms returned sat
[2023-03-22 20:43:27] [INFO ] [Nat]Absence check using 63 positive and 1706 generalized place invariants in 1148 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 20:43:34] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 20:43:34] [INFO ] After 25093ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :0 real:68
Fused 72 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 153 out of 19301 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 19301/19301 places, 34506/34506 transitions.
Drop transitions removed 12 transitions
Trivial Post-agglo rules discarded 12 transitions
Performed 12 trivial Post agglomeration. Transition count delta: 12
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 19301 transition count 34494
Reduce places removed 12 places and 0 transitions.
Iterating post reduction 1 with 12 rules applied. Total rules applied 24 place count 19289 transition count 34494
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 6 Pre rules applied. Total rules applied 24 place count 19289 transition count 34488
Deduced a syphon composed of 6 places in 25 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 36 place count 19283 transition count 34488
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 2 with 2 rules applied. Total rules applied 38 place count 19283 transition count 34486
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 40 place count 19281 transition count 34486
Partial Free-agglomeration rule applied 89 times.
Drop transitions removed 89 transitions
Iterating global reduction 3 with 89 rules applied. Total rules applied 129 place count 19281 transition count 34486
Applied a total of 129 rules in 5013 ms. Remains 19281 /19301 variables (removed 20) and now considering 34486/34506 (removed 20) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5015 ms. Remains : 19281/19301 places, 34486/34506 transitions.
Successfully simplified 6 atomic propositions for a total of 16 simplifications.
[2023-03-22 20:43:40] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-22 20:43:41] [INFO ] Flatten gal took : 1053 ms
FORMULA MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 20:43:42] [INFO ] Flatten gal took : 1091 ms
[2023-03-22 20:43:44] [INFO ] Input system was already deterministic with 44921 transitions.
Support contains 190 out of 29716 places (down from 199) after GAL structural reductions.
Computed a total of 23700 stabilizing places and 32952 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 1567 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1572 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:43:47] [INFO ] Flatten gal took : 992 ms
[2023-03-22 20:43:48] [INFO ] Flatten gal took : 1183 ms
[2023-03-22 20:43:50] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 1533 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1536 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:43:53] [INFO ] Flatten gal took : 1103 ms
[2023-03-22 20:43:54] [INFO ] Flatten gal took : 1118 ms
[2023-03-22 20:43:56] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Drop transitions removed 9504 transitions
Trivial Post-agglo rules discarded 9504 transitions
Performed 9504 trivial Post agglomeration. Transition count delta: 9504
Iterating post reduction 0 with 9504 rules applied. Total rules applied 9504 place count 29716 transition count 35417
Reduce places removed 9504 places and 0 transitions.
Iterating post reduction 1 with 9504 rules applied. Total rules applied 19008 place count 20212 transition count 35417
Performed 594 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 594 Pre rules applied. Total rules applied 19008 place count 20212 transition count 34823
Deduced a syphon composed of 594 places in 32 ms
Reduce places removed 594 places and 0 transitions.
Iterating global reduction 2 with 1188 rules applied. Total rules applied 20196 place count 19618 transition count 34823
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 38 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 20260 place count 19586 transition count 34791
Applied a total of 20260 rules in 5658 ms. Remains 19586 /29716 variables (removed 10130) and now considering 34791/44921 (removed 10130) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5660 ms. Remains : 19586/29716 places, 34791/44921 transitions.
[2023-03-22 20:44:02] [INFO ] Flatten gal took : 688 ms
[2023-03-22 20:44:03] [INFO ] Flatten gal took : 742 ms
[2023-03-22 20:44:04] [INFO ] Input system was already deterministic with 34791 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Drop transitions removed 9503 transitions
Trivial Post-agglo rules discarded 9503 transitions
Performed 9503 trivial Post agglomeration. Transition count delta: 9503
Iterating post reduction 0 with 9503 rules applied. Total rules applied 9503 place count 29716 transition count 35418
Reduce places removed 9503 places and 0 transitions.
Iterating post reduction 1 with 9503 rules applied. Total rules applied 19006 place count 20213 transition count 35418
Performed 594 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 594 Pre rules applied. Total rules applied 19006 place count 20213 transition count 34824
Deduced a syphon composed of 594 places in 32 ms
Reduce places removed 594 places and 0 transitions.
Iterating global reduction 2 with 1188 rules applied. Total rules applied 20194 place count 19619 transition count 34824
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 39 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 20260 place count 19586 transition count 34791
Applied a total of 20260 rules in 5157 ms. Remains 19586 /29716 variables (removed 10130) and now considering 34791/44921 (removed 10130) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5159 ms. Remains : 19586/29716 places, 34791/44921 transitions.
[2023-03-22 20:44:10] [INFO ] Flatten gal took : 747 ms
[2023-03-22 20:44:11] [INFO ] Flatten gal took : 856 ms
[2023-03-22 20:44:13] [INFO ] Input system was already deterministic with 34791 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 1497 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1499 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:44:16] [INFO ] Flatten gal took : 970 ms
[2023-03-22 20:44:17] [INFO ] Flatten gal took : 1142 ms
[2023-03-22 20:44:18] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 1560 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1561 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:44:21] [INFO ] Flatten gal took : 971 ms
[2023-03-22 20:44:22] [INFO ] Flatten gal took : 1077 ms
[2023-03-22 20:44:24] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 1503 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1505 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:44:27] [INFO ] Flatten gal took : 979 ms
[2023-03-22 20:44:28] [INFO ] Flatten gal took : 1085 ms
[2023-03-22 20:44:30] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Drop transitions removed 9504 transitions
Trivial Post-agglo rules discarded 9504 transitions
Performed 9504 trivial Post agglomeration. Transition count delta: 9504
Iterating post reduction 0 with 9504 rules applied. Total rules applied 9504 place count 29716 transition count 35417
Reduce places removed 9504 places and 0 transitions.
Iterating post reduction 1 with 9504 rules applied. Total rules applied 19008 place count 20212 transition count 35417
Performed 594 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 594 Pre rules applied. Total rules applied 19008 place count 20212 transition count 34823
Deduced a syphon composed of 594 places in 45 ms
Reduce places removed 594 places and 0 transitions.
Iterating global reduction 2 with 1188 rules applied. Total rules applied 20196 place count 19618 transition count 34823
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 42 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 20262 place count 19585 transition count 34790
Applied a total of 20262 rules in 5289 ms. Remains 19585 /29716 variables (removed 10131) and now considering 34790/44921 (removed 10131) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5290 ms. Remains : 19585/29716 places, 34790/44921 transitions.
[2023-03-22 20:44:36] [INFO ] Flatten gal took : 857 ms
[2023-03-22 20:44:37] [INFO ] Flatten gal took : 1019 ms
[2023-03-22 20:44:39] [INFO ] Input system was already deterministic with 34790 transitions.
Incomplete random walk after 10000 steps, including 135 resets, run finished after 489 ms. (steps per millisecond=20 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 17 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 7311 steps, run timeout after 3001 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 7311 steps, saw 3602 distinct states, run finished after 3002 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-22 20:44:43] [INFO ] Flow matrix only has 33734 transitions (discarded 1056 similar events)
// Phase 1: matrix 33734 rows 19585 cols
[2023-03-22 20:44:47] [INFO ] Computed 1769 place invariants in 4345 ms
[2023-03-22 20:44:50] [INFO ] [Real]Absence check using 63 positive place invariants in 150 ms returned sat
[2023-03-22 20:44:51] [INFO ] [Real]Absence check using 63 positive and 1706 generalized place invariants in 1271 ms returned sat
[2023-03-22 20:45:12] [INFO ] After 25021ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 19585 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 19585/19585 places, 34790/34790 transitions.
Free-agglomeration rule (complex) applied 1583 times.
Iterating global reduction 0 with 1583 rules applied. Total rules applied 1583 place count 19585 transition count 33207
Reduce places removed 1583 places and 0 transitions.
Iterating post reduction 0 with 1583 rules applied. Total rules applied 3166 place count 18002 transition count 33207
Applied a total of 3166 rules in 5388 ms. Remains 18002 /19585 variables (removed 1583) and now considering 33207/34790 (removed 1583) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5391 ms. Remains : 18002/19585 places, 33207/34790 transitions.
Interrupted random walk after 305599 steps, including 5519 resets, run timeout after 30001 ms. (steps per millisecond=10 ) properties seen 0
Interrupted Best-First random walk after 475571 steps, including 836 resets, run timeout after 5001 ms. (steps per millisecond=95 ) properties seen 0
Interrupted probabilistic random walk after 283120 steps, run timeout after 105001 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 283120 steps, saw 127071 distinct states, run finished after 105002 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-22 20:47:38] [INFO ] Flow matrix only has 31641 transitions (discarded 1566 similar events)
// Phase 1: matrix 31641 rows 18002 cols
[2023-03-22 20:47:47] [INFO ] Computed 1769 place invariants in 8923 ms
[2023-03-22 20:47:49] [INFO ] [Real]Absence check using 65 positive place invariants in 165 ms returned sat
[2023-03-22 20:47:50] [INFO ] [Real]Absence check using 65 positive and 1704 generalized place invariants in 1210 ms returned sat
[2023-03-22 20:49:35] [INFO ] After 108732ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 20:49:38] [INFO ] [Nat]Absence check using 65 positive place invariants in 251 ms returned sat
[2023-03-22 20:49:39] [INFO ] [Nat]Absence check using 65 positive and 1704 generalized place invariants in 1703 ms returned sat
[2023-03-22 20:50:51] [INFO ] After 71558ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 20:50:52] [INFO ] State equation strengthened by 14434 read => feed constraints.
[2023-03-22 20:51:10] [INFO ] After 17676ms SMT Verify possible using 14434 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-22 20:51:12] [INFO ] After 19322ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1171 ms.
[2023-03-22 20:51:13] [INFO ] After 97326ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 18002 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 18002/18002 places, 33207/33207 transitions.
Applied a total of 0 rules in 1255 ms. Remains 18002 /18002 variables (removed 0) and now considering 33207/33207 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1255 ms. Remains : 18002/18002 places, 33207/33207 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 18002/18002 places, 33207/33207 transitions.
Applied a total of 0 rules in 1256 ms. Remains 18002 /18002 variables (removed 0) and now considering 33207/33207 (removed 0) transitions.
[2023-03-22 20:51:15] [INFO ] Flow matrix only has 31641 transitions (discarded 1566 similar events)
[2023-03-22 20:51:15] [INFO ] Invariant cache hit.
[2023-03-22 20:51:17] [INFO ] Implicit Places using invariants in 1553 ms returned []
Implicit Place search using SMT only with invariants took 1572 ms to find 0 implicit places.
[2023-03-22 20:51:17] [INFO ] Flow matrix only has 31641 transitions (discarded 1566 similar events)
[2023-03-22 20:51:17] [INFO ] Invariant cache hit.
[2023-03-22 20:51:18] [INFO ] Dead Transitions using invariants and state equation in 1591 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4425 ms. Remains : 18002/18002 places, 33207/33207 transitions.
Finished random walk after 10013 steps, including 180 resets, run visited all 2 properties in 1190 ms. (steps per millisecond=8 )
Interrupted random walk after 291201 steps, including 5261 resets, run timeout after 30001 ms. (steps per millisecond=9 ) properties seen 0
Interrupted Best-First random walk after 437069 steps, including 768 resets, run timeout after 5001 ms. (steps per millisecond=87 ) properties seen 0
Interrupted probabilistic random walk after 272245 steps, run timeout after 105001 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 272245 steps, saw 122208 distinct states, run finished after 105001 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-22 20:53:40] [INFO ] Flow matrix only has 31641 transitions (discarded 1566 similar events)
[2023-03-22 20:53:40] [INFO ] Invariant cache hit.
[2023-03-22 20:53:42] [INFO ] [Real]Absence check using 65 positive place invariants in 157 ms returned sat
[2023-03-22 20:53:43] [INFO ] [Real]Absence check using 65 positive and 1704 generalized place invariants in 1069 ms returned sat
[2023-03-22 20:53:43] [INFO ] After 3576ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 20:53:46] [INFO ] [Nat]Absence check using 65 positive place invariants in 158 ms returned sat
[2023-03-22 20:53:47] [INFO ] [Nat]Absence check using 65 positive and 1704 generalized place invariants in 1185 ms returned sat
[2023-03-22 20:54:50] [INFO ] After 62621ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 20:54:50] [INFO ] State equation strengthened by 14434 read => feed constraints.
[2023-03-22 20:55:09] [INFO ] After 18849ms SMT Verify possible using 14434 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-22 20:55:10] [INFO ] After 20304ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 1032 ms.
[2023-03-22 20:55:11] [INFO ] After 88145ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 18002 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 18002/18002 places, 33207/33207 transitions.
Applied a total of 0 rules in 1249 ms. Remains 18002 /18002 variables (removed 0) and now considering 33207/33207 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1249 ms. Remains : 18002/18002 places, 33207/33207 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 18002/18002 places, 33207/33207 transitions.
Applied a total of 0 rules in 1252 ms. Remains 18002 /18002 variables (removed 0) and now considering 33207/33207 (removed 0) transitions.
[2023-03-22 20:55:14] [INFO ] Flow matrix only has 31641 transitions (discarded 1566 similar events)
[2023-03-22 20:55:14] [INFO ] Invariant cache hit.
[2023-03-22 20:55:15] [INFO ] Implicit Places using invariants in 1523 ms returned []
Implicit Place search using SMT only with invariants took 1527 ms to find 0 implicit places.
[2023-03-22 20:55:15] [INFO ] Flow matrix only has 31641 transitions (discarded 1566 similar events)
[2023-03-22 20:55:15] [INFO ] Invariant cache hit.
[2023-03-22 20:55:17] [INFO ] Dead Transitions using invariants and state equation in 1525 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4324 ms. Remains : 18002/18002 places, 33207/33207 transitions.
Finished random walk after 4886 steps, including 88 resets, run visited all 2 properties in 586 ms. (steps per millisecond=8 )
Graph (trivial) has 7279 edges and 18002 vertex of which 33 / 18002 are part of one of the 1 SCC in 12 ms
Free SCC test removed 32 places
Drop transitions removed 1116 transitions
Ensure Unique test removed 1506 transitions
Reduce isomorphic transitions removed 2622 transitions.
Graph (complete) has 105642 edges and 17970 vertex of which 17940 are kept as prefixes of interest. Removing 30 places using SCC suffix rule.15 ms
Discarding 30 places :
Also discarding 0 output transitions
Ensure Unique test removed 641 places
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Remove reverse transitions (loop back) rule discarded transition t31587 and 1 places that fell out of Prefix Of Interest.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 449 transitions
Trivial Post-agglo rules discarded 449 transitions
Performed 449 trivial Post agglomeration. Transition count delta: 449
Iterating post reduction 0 with 451 rules applied. Total rules applied 453 place count 17298 transition count 30134
Ensure Unique test removed 1 places
Reduce places removed 450 places and 0 transitions.
Drop transitions removed 1 transitions
Ensure Unique test removed 448 transitions
Reduce isomorphic transitions removed 449 transitions.
Drop transitions removed 448 transitions
Trivial Post-agglo rules discarded 448 transitions
Performed 448 trivial Post agglomeration. Transition count delta: 448
Iterating post reduction 1 with 1347 rules applied. Total rules applied 1800 place count 16848 transition count 29237
Ensure Unique test removed 1 places
Reduce places removed 449 places and 0 transitions.
Drop transitions removed 56 transitions
Ensure Unique test removed 392 transitions
Reduce isomorphic transitions removed 448 transitions.
Drop transitions removed 392 transitions
Trivial Post-agglo rules discarded 392 transitions
Performed 392 trivial Post agglomeration. Transition count delta: 392
Iterating post reduction 2 with 1289 rules applied. Total rules applied 3089 place count 16399 transition count 28397
Ensure Unique test removed 56 places
Reduce places removed 448 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 390 transitions
Reduce isomorphic transitions removed 392 transitions.
Drop transitions removed 390 transitions
Trivial Post-agglo rules discarded 390 transitions
Performed 390 trivial Post agglomeration. Transition count delta: 390
Iterating post reduction 3 with 1230 rules applied. Total rules applied 4319 place count 15951 transition count 27615
Ensure Unique test removed 2 places
Reduce places removed 392 places and 0 transitions.
Drop transitions removed 52 transitions
Ensure Unique test removed 338 transitions
Reduce isomorphic transitions removed 390 transitions.
Drop transitions removed 338 transitions
Trivial Post-agglo rules discarded 338 transitions
Performed 338 trivial Post agglomeration. Transition count delta: 338
Iterating post reduction 4 with 1120 rules applied. Total rules applied 5439 place count 15559 transition count 26887
Ensure Unique test removed 52 places
Reduce places removed 390 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 336 transitions
Reduce isomorphic transitions removed 338 transitions.
Drop transitions removed 336 transitions
Trivial Post-agglo rules discarded 336 transitions
Performed 336 trivial Post agglomeration. Transition count delta: 336
Iterating post reduction 5 with 1064 rules applied. Total rules applied 6503 place count 15169 transition count 26213
Ensure Unique test removed 2 places
Reduce places removed 338 places and 0 transitions.
Drop transitions removed 48 transitions
Ensure Unique test removed 288 transitions
Reduce isomorphic transitions removed 336 transitions.
Drop transitions removed 288 transitions
Trivial Post-agglo rules discarded 288 transitions
Performed 288 trivial Post agglomeration. Transition count delta: 288
Iterating post reduction 6 with 962 rules applied. Total rules applied 7465 place count 14831 transition count 25589
Ensure Unique test removed 48 places
Reduce places removed 336 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 286 transitions
Reduce isomorphic transitions removed 288 transitions.
Drop transitions removed 286 transitions
Trivial Post-agglo rules discarded 286 transitions
Performed 286 trivial Post agglomeration. Transition count delta: 286
Iterating post reduction 7 with 910 rules applied. Total rules applied 8375 place count 14495 transition count 25015
Ensure Unique test removed 2 places
Reduce places removed 288 places and 0 transitions.
Drop transitions removed 44 transitions
Ensure Unique test removed 242 transitions
Reduce isomorphic transitions removed 286 transitions.
Drop transitions removed 242 transitions
Trivial Post-agglo rules discarded 242 transitions
Performed 242 trivial Post agglomeration. Transition count delta: 242
Iterating post reduction 8 with 816 rules applied. Total rules applied 9191 place count 14207 transition count 24487
Ensure Unique test removed 44 places
Reduce places removed 286 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 240 transitions
Reduce isomorphic transitions removed 242 transitions.
Drop transitions removed 240 transitions
Trivial Post-agglo rules discarded 240 transitions
Performed 240 trivial Post agglomeration. Transition count delta: 240
Iterating post reduction 9 with 768 rules applied. Total rules applied 9959 place count 13921 transition count 24005
Ensure Unique test removed 2 places
Reduce places removed 242 places and 0 transitions.
Drop transitions removed 40 transitions
Ensure Unique test removed 200 transitions
Reduce isomorphic transitions removed 240 transitions.
Drop transitions removed 200 transitions
Trivial Post-agglo rules discarded 200 transitions
Performed 200 trivial Post agglomeration. Transition count delta: 200
Iterating post reduction 10 with 682 rules applied. Total rules applied 10641 place count 13679 transition count 23565
Ensure Unique test removed 40 places
Reduce places removed 240 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 198 transitions
Reduce isomorphic transitions removed 200 transitions.
Drop transitions removed 198 transitions
Trivial Post-agglo rules discarded 198 transitions
Performed 198 trivial Post agglomeration. Transition count delta: 198
Iterating post reduction 11 with 638 rules applied. Total rules applied 11279 place count 13439 transition count 23167
Ensure Unique test removed 2 places
Reduce places removed 200 places and 0 transitions.
Drop transitions removed 36 transitions
Ensure Unique test removed 162 transitions
Reduce isomorphic transitions removed 198 transitions.
Drop transitions removed 162 transitions
Trivial Post-agglo rules discarded 162 transitions
Performed 162 trivial Post agglomeration. Transition count delta: 162
Iterating post reduction 12 with 560 rules applied. Total rules applied 11839 place count 13239 transition count 22807
Ensure Unique test removed 36 places
Reduce places removed 198 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 160 transitions
Reduce isomorphic transitions removed 162 transitions.
Drop transitions removed 160 transitions
Trivial Post-agglo rules discarded 160 transitions
Performed 160 trivial Post agglomeration. Transition count delta: 160
Iterating post reduction 13 with 520 rules applied. Total rules applied 12359 place count 13041 transition count 22485
Ensure Unique test removed 2 places
Reduce places removed 162 places and 0 transitions.
Drop transitions removed 32 transitions
Ensure Unique test removed 128 transitions
Reduce isomorphic transitions removed 160 transitions.
Drop transitions removed 128 transitions
Trivial Post-agglo rules discarded 128 transitions
Performed 128 trivial Post agglomeration. Transition count delta: 128
Iterating post reduction 14 with 450 rules applied. Total rules applied 12809 place count 12879 transition count 22197
Ensure Unique test removed 32 places
Reduce places removed 160 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 126 transitions
Reduce isomorphic transitions removed 128 transitions.
Drop transitions removed 126 transitions
Trivial Post-agglo rules discarded 126 transitions
Performed 126 trivial Post agglomeration. Transition count delta: 126
Iterating post reduction 15 with 414 rules applied. Total rules applied 13223 place count 12719 transition count 21943
Ensure Unique test removed 2 places
Reduce places removed 128 places and 0 transitions.
Drop transitions removed 28 transitions
Ensure Unique test removed 98 transitions
Reduce isomorphic transitions removed 126 transitions.
Drop transitions removed 98 transitions
Trivial Post-agglo rules discarded 98 transitions
Performed 98 trivial Post agglomeration. Transition count delta: 98
Iterating post reduction 16 with 352 rules applied. Total rules applied 13575 place count 12591 transition count 21719
Ensure Unique test removed 28 places
Reduce places removed 126 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 96 transitions
Reduce isomorphic transitions removed 98 transitions.
Drop transitions removed 96 transitions
Trivial Post-agglo rules discarded 96 transitions
Performed 96 trivial Post agglomeration. Transition count delta: 96
Iterating post reduction 17 with 320 rules applied. Total rules applied 13895 place count 12465 transition count 21525
Ensure Unique test removed 2 places
Reduce places removed 98 places and 0 transitions.
Drop transitions removed 24 transitions
Ensure Unique test removed 72 transitions
Reduce isomorphic transitions removed 96 transitions.
Drop transitions removed 72 transitions
Trivial Post-agglo rules discarded 72 transitions
Performed 72 trivial Post agglomeration. Transition count delta: 72
Iterating post reduction 18 with 266 rules applied. Total rules applied 14161 place count 12367 transition count 21357
Ensure Unique test removed 24 places
Reduce places removed 96 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 70 transitions
Reduce isomorphic transitions removed 72 transitions.
Drop transitions removed 70 transitions
Trivial Post-agglo rules discarded 70 transitions
Performed 70 trivial Post agglomeration. Transition count delta: 70
Iterating post reduction 19 with 238 rules applied. Total rules applied 14399 place count 12271 transition count 21215
Ensure Unique test removed 2 places
Reduce places removed 72 places and 0 transitions.
Drop transitions removed 20 transitions
Ensure Unique test removed 50 transitions
Reduce isomorphic transitions removed 70 transitions.
Drop transitions removed 50 transitions
Trivial Post-agglo rules discarded 50 transitions
Performed 50 trivial Post agglomeration. Transition count delta: 50
Iterating post reduction 20 with 192 rules applied. Total rules applied 14591 place count 12199 transition count 21095
Ensure Unique test removed 20 places
Reduce places removed 70 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 48 transitions
Reduce isomorphic transitions removed 50 transitions.
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 21 with 168 rules applied. Total rules applied 14759 place count 12129 transition count 20997
Ensure Unique test removed 2 places
Reduce places removed 50 places and 0 transitions.
Drop transitions removed 16 transitions
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 48 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 22 with 130 rules applied. Total rules applied 14889 place count 12079 transition count 20917
Ensure Unique test removed 16 places
Reduce places removed 48 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 30 transitions
Reduce isomorphic transitions removed 32 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 23 with 110 rules applied. Total rules applied 14999 place count 12031 transition count 20855
Ensure Unique test removed 2 places
Reduce places removed 32 places and 0 transitions.
Drop transitions removed 12 transitions
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 30 transitions.
Drop transitions removed 18 transitions
Trivial Post-agglo rules discarded 18 transitions
Performed 18 trivial Post agglomeration. Transition count delta: 18
Iterating post reduction 24 with 80 rules applied. Total rules applied 15079 place count 11999 transition count 20807
Ensure Unique test removed 12 places
Reduce places removed 30 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 18 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 25 with 64 rules applied. Total rules applied 15143 place count 11969 transition count 20773
Ensure Unique test removed 2 places
Reduce places removed 18 places and 0 transitions.
Drop transitions removed 8 transitions
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 26 with 42 rules applied. Total rules applied 15185 place count 11951 transition count 20749
Ensure Unique test removed 8 places
Reduce places removed 16 places and 0 transitions.
Drop transitions removed 2 transitions
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 8 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 27 with 30 rules applied. Total rules applied 15215 place count 11935 transition count 20735
Ensure Unique test removed 2 places
Reduce places removed 8 places and 0 transitions.
Drop transitions removed 4 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 28 with 16 rules applied. Total rules applied 15231 place count 11927 transition count 20727
Ensure Unique test removed 4 places
Reduce places removed 7 places and 0 transitions.
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 29 with 9 rules applied. Total rules applied 15240 place count 11920 transition count 20725
Ensure Unique test removed 2 places
Iterating post reduction 30 with 2 rules applied. Total rules applied 15242 place count 11918 transition count 20725
Performed 594 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 31 with 594 Pre rules applied. Total rules applied 15242 place count 11918 transition count 20131
Deduced a syphon composed of 594 places in 9 ms
Reduce places removed 594 places and 0 transitions.
Iterating global reduction 31 with 1188 rules applied. Total rules applied 16430 place count 11324 transition count 20131
Discarding 8942 places :
Symmetric choice reduction at 31 with 8942 rule applications. Total rules 25372 place count 2382 transition count 11189
Ensure Unique test removed 594 places
Iterating global reduction 31 with 9536 rules applied. Total rules applied 34908 place count 1788 transition count 11189
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 31 with 1 Pre rules applied. Total rules applied 34908 place count 1788 transition count 11188
Deduced a syphon composed of 1 places in 3 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 31 with 2 rules applied. Total rules applied 34910 place count 1787 transition count 11188
Discarding 576 places :
Symmetric choice reduction at 31 with 576 rule applications. Total rules 35486 place count 1211 transition count 10612
Iterating global reduction 31 with 576 rules applied. Total rules applied 36062 place count 1211 transition count 10612
Discarding 991 places :
Symmetric choice reduction at 31 with 991 rule applications. Total rules 37053 place count 220 transition count 1693
Iterating global reduction 31 with 991 rules applied. Total rules applied 38044 place count 220 transition count 1693
Ensure Unique test removed 991 transitions
Reduce isomorphic transitions removed 991 transitions.
Iterating post reduction 31 with 991 rules applied. Total rules applied 39035 place count 220 transition count 702
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 1 ms
Ensure Unique test removed 2 places
Reduce places removed 35 places and 0 transitions.
Iterating global reduction 32 with 68 rules applied. Total rules applied 39103 place count 185 transition count 669
Free-agglomeration rule (complex) applied 9 times.
Iterating global reduction 32 with 9 rules applied. Total rules applied 39112 place count 185 transition count 660
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 32 with 9 rules applied. Total rules applied 39121 place count 176 transition count 660
Discarding 15 places :
Symmetric choice reduction at 33 with 15 rule applications. Total rules 39136 place count 161 transition count 525
Ensure Unique test removed 15 places
Iterating global reduction 33 with 30 rules applied. Total rules applied 39166 place count 146 transition count 525
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 33 with 15 rules applied. Total rules applied 39181 place count 146 transition count 510
Discarding 15 places :
Symmetric choice reduction at 34 with 15 rule applications. Total rules 39196 place count 131 transition count 375
Iterating global reduction 34 with 15 rules applied. Total rules applied 39211 place count 131 transition count 375
Discarding 15 places :
Symmetric choice reduction at 34 with 15 rule applications. Total rules 39226 place count 116 transition count 360
Iterating global reduction 34 with 15 rules applied. Total rules applied 39241 place count 116 transition count 360
Partial Free-agglomeration rule applied 288 times.
Drop transitions removed 288 transitions
Iterating global reduction 34 with 288 rules applied. Total rules applied 39529 place count 116 transition count 360
Discarding 15 places :
Symmetric choice reduction at 34 with 15 rule applications. Total rules 39544 place count 101 transition count 225
Ensure Unique test removed 14 places
Iterating global reduction 34 with 29 rules applied. Total rules applied 39573 place count 87 transition count 225
Ensure Unique test removed 15 transitions
Reduce isomorphic transitions removed 15 transitions.
Iterating post reduction 34 with 15 rules applied. Total rules applied 39588 place count 87 transition count 210
Discarding 14 places :
Symmetric choice reduction at 35 with 14 rule applications. Total rules 39602 place count 73 transition count 84
Iterating global reduction 35 with 14 rules applied. Total rules applied 39616 place count 73 transition count 84
Discarding 14 places :
Symmetric choice reduction at 35 with 14 rule applications. Total rules 39630 place count 59 transition count 70
Iterating global reduction 35 with 14 rules applied. Total rules applied 39644 place count 59 transition count 70
Applied a total of 39644 rules in 68327 ms. Remains 59 /18002 variables (removed 17943) and now considering 70/33207 (removed 33137) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 70 rows 59 cols
[2023-03-22 20:56:26] [INFO ] Computed 22 place invariants in 3 ms
[2023-03-22 20:56:26] [INFO ] [Real]Absence check using 3 positive place invariants in 14 ms returned sat
[2023-03-22 20:56:26] [INFO ] [Real]Absence check using 3 positive and 19 generalized place invariants in 4 ms returned sat
[2023-03-22 20:56:26] [INFO ] After 72ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 20:56:26] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-22 20:56:26] [INFO ] [Nat]Absence check using 3 positive and 19 generalized place invariants in 4 ms returned sat
[2023-03-22 20:56:26] [INFO ] After 46ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 20:56:26] [INFO ] After 54ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-22 20:56:26] [INFO ] After 89ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 1587 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1588 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:56:29] [INFO ] Flatten gal took : 1185 ms
[2023-03-22 20:56:30] [INFO ] Flatten gal took : 1232 ms
[2023-03-22 20:56:32] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 1553 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1570 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:56:35] [INFO ] Flatten gal took : 1009 ms
[2023-03-22 20:56:36] [INFO ] Flatten gal took : 1142 ms
[2023-03-22 20:56:39] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 2386 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2387 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:56:42] [INFO ] Flatten gal took : 1021 ms
[2023-03-22 20:56:43] [INFO ] Flatten gal took : 1144 ms
[2023-03-22 20:56:45] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 2374 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2375 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:56:49] [INFO ] Flatten gal took : 1020 ms
[2023-03-22 20:56:50] [INFO ] Flatten gal took : 1127 ms
[2023-03-22 20:56:52] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 2380 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2381 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:56:55] [INFO ] Flatten gal took : 1000 ms
[2023-03-22 20:56:57] [INFO ] Flatten gal took : 1137 ms
[2023-03-22 20:56:58] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 2391 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2391 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:57:02] [INFO ] Flatten gal took : 1003 ms
[2023-03-22 20:57:03] [INFO ] Flatten gal took : 1143 ms
[2023-03-22 20:57:05] [INFO ] Input system was already deterministic with 44921 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29716/29716 places, 44921/44921 transitions.
Applied a total of 0 rules in 2408 ms. Remains 29716 /29716 variables (removed 0) and now considering 44921/44921 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2409 ms. Remains : 29716/29716 places, 44921/44921 transitions.
[2023-03-22 20:57:09] [INFO ] Flatten gal took : 1012 ms
[2023-03-22 20:57:10] [INFO ] Flatten gal took : 1150 ms
[2023-03-22 20:57:12] [INFO ] Input system was already deterministic with 44921 transitions.
[2023-03-22 20:57:13] [INFO ] Flatten gal took : 1090 ms
[2023-03-22 20:57:14] [INFO ] Flatten gal took : 1362 ms
[2023-03-22 20:57:14] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-22 20:57:15] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 29716 places, 44921 transitions and 170320 arcs took 145 ms.
Total runtime 939462 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S32C09
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 4606436 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16039240 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 31.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1940 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1945 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1950 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1955 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1960 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1965 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1970 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1975 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1980 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1985 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1990 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1995 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2000 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2005 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2010 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2015 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2020 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2025 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2030 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2035 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 25.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2050 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2055 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2060 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2065 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2070 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2075 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2080 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2085 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2090 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 26.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2095 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 28.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 25.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 25.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 26.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 25.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 26.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 24.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 26.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 27.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 145.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ 0 0 0 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-00: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-02: DISJ unknown DISJ
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-03: F unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-04: EG unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-05: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-06: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-07: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-08: AG unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-09: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-10: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-11: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-12: DISJ unknown DISJ
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-13: CONJ unknown CONJ
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-14: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S32C09-CTLFireability-15: CTL unknown AGGR


Time elapsed: 2658 secs. Pages in use: 0

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S32C09"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MultiCrashLeafsetExtension-PT-S32C09, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416800946"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S32C09.tgz
mv MultiCrashLeafsetExtension-PT-S32C09 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;