Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416800914.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S32C05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416800914
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 23M
-rw-r--r-- 1 mcc users 9.4K Feb 26 03:34 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 26 03:34 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 03:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 75K Feb 26 03:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.7K Feb 25 16:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 39K Feb 26 03:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 232K Feb 26 03:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 22K Feb 26 03:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 105K Feb 26 03:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 22M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679512252131

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S32C05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 19:10:53] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 19:10:53] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 19:10:54] [INFO ] Load time of PNML (sax parser for PT used): 666 ms
[2023-03-22 19:10:54] [INFO ] Transformed 20498 places.
[2023-03-22 19:10:54] [INFO ] Transformed 31713 transitions.
[2023-03-22 19:10:54] [INFO ] Parsed PT model containing 20498 places and 31713 transitions and 126502 arcs in 1076 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 22 ms.
Support contains 264 out of 20498 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 20498/20498 places, 31713/31713 transitions.
Reduce places removed 46 places and 0 transitions.
Iterating post reduction 0 with 46 rules applied. Total rules applied 46 place count 20452 transition count 31713
Applied a total of 46 rules in 2064 ms. Remains 20452 /20498 variables (removed 46) and now considering 31713/31713 (removed 0) transitions.
[2023-03-22 19:10:57] [INFO ] Flow matrix only has 30657 transitions (discarded 1056 similar events)
// Phase 1: matrix 30657 rows 20452 cols
[2023-03-22 19:11:00] [INFO ] Computed 1497 place invariants in 3105 ms
[2023-03-22 19:11:02] [INFO ] Implicit Places using invariants in 5099 ms returned []
Implicit Place search using SMT only with invariants took 5137 ms to find 0 implicit places.
[2023-03-22 19:11:02] [INFO ] Flow matrix only has 30657 transitions (discarded 1056 similar events)
[2023-03-22 19:11:02] [INFO ] Invariant cache hit.
[2023-03-22 19:11:04] [INFO ] Dead Transitions using invariants and state equation in 1934 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 20452/20498 places, 31713/31713 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9166 ms. Remains : 20452/20498 places, 31713/31713 transitions.
Support contains 264 out of 20452 places after structural reductions.
[2023-03-22 19:11:05] [INFO ] Flatten gal took : 1151 ms
[2023-03-22 19:11:06] [INFO ] Flatten gal took : 901 ms
[2023-03-22 19:11:08] [INFO ] Input system was already deterministic with 31713 transitions.
Support contains 257 out of 20452 places (down from 264) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 194 resets, run finished after 995 ms. (steps per millisecond=10 ) properties (out of 108) seen :17
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 91) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 91) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 90) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 90) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 89) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 89) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 88) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 88) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 87) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 87) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 85) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 85) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 84) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 84) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 83) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 83) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 82) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 82) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=12 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 81) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 81) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 80) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 80) seen :0
Running SMT prover for 80 properties.
[2023-03-22 19:11:10] [INFO ] Flow matrix only has 30657 transitions (discarded 1056 similar events)
[2023-03-22 19:11:11] [INFO ] Invariant cache hit.
[2023-03-22 19:11:33] [INFO ] [Real]Absence check using 63 positive place invariants in 320 ms returned sat
[2023-03-22 19:11:34] [INFO ] [Real]Absence check using 63 positive and 1434 generalized place invariants in 1273 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 19:11:36] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 19:11:36] [INFO ] After 25076ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 80 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 173 out of 20452 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Drop transitions removed 5045 transitions
Trivial Post-agglo rules discarded 5045 transitions
Performed 5045 trivial Post agglomeration. Transition count delta: 5045
Iterating post reduction 0 with 5045 rules applied. Total rules applied 5045 place count 20452 transition count 26668
Reduce places removed 5045 places and 0 transitions.
Performed 207 Post agglomeration using F-continuation condition.Transition count delta: 207
Iterating post reduction 1 with 5252 rules applied. Total rules applied 10297 place count 15407 transition count 26461
Reduce places removed 207 places and 0 transitions.
Iterating post reduction 2 with 207 rules applied. Total rules applied 10504 place count 15200 transition count 26461
Performed 317 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 317 Pre rules applied. Total rules applied 10504 place count 15200 transition count 26144
Deduced a syphon composed of 317 places in 28 ms
Reduce places removed 317 places and 0 transitions.
Iterating global reduction 3 with 634 rules applied. Total rules applied 11138 place count 14883 transition count 26144
Discarding 4910 places :
Symmetric choice reduction at 3 with 4910 rule applications. Total rules 16048 place count 9973 transition count 21234
Iterating global reduction 3 with 4910 rules applied. Total rules applied 20958 place count 9973 transition count 21234
Discarding 938 places :
Symmetric choice reduction at 3 with 938 rule applications. Total rules 21896 place count 9035 transition count 16544
Iterating global reduction 3 with 938 rules applied. Total rules applied 22834 place count 9035 transition count 16544
Performed 30 Post agglomeration using F-continuation condition.Transition count delta: 30
Deduced a syphon composed of 30 places in 14 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 3 with 60 rules applied. Total rules applied 22894 place count 9005 transition count 16514
Free-agglomeration rule (complex) applied 477 times.
Iterating global reduction 3 with 477 rules applied. Total rules applied 23371 place count 9005 transition count 16037
Reduce places removed 477 places and 0 transitions.
Iterating post reduction 3 with 477 rules applied. Total rules applied 23848 place count 8528 transition count 16037
Partial Free-agglomeration rule applied 317 times.
Drop transitions removed 317 transitions
Iterating global reduction 4 with 317 rules applied. Total rules applied 24165 place count 8528 transition count 16037
Applied a total of 24165 rules in 13406 ms. Remains 8528 /20452 variables (removed 11924) and now considering 16037/31713 (removed 15676) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 13411 ms. Remains : 8528/20452 places, 16037/31713 transitions.
Incomplete random walk after 10000 steps, including 273 resets, run finished after 754 ms. (steps per millisecond=13 ) properties (out of 78) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 73) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 72) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 71) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 70) seen :0
Running SMT prover for 70 properties.
[2023-03-22 19:11:50] [INFO ] Flow matrix only has 14504 transitions (discarded 1533 similar events)
// Phase 1: matrix 14504 rows 8528 cols
[2023-03-22 19:11:51] [INFO ] Computed 1497 place invariants in 695 ms
[2023-03-22 19:12:00] [INFO ] [Real]Absence check using 65 positive place invariants in 146 ms returned sat
[2023-03-22 19:12:00] [INFO ] [Real]Absence check using 65 positive and 1432 generalized place invariants in 542 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 19:12:16] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 19:12:16] [INFO ] After 25034ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 70 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 126 out of 8528 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8528/8528 places, 16037/16037 transitions.
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 8528 transition count 16028
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 18 place count 8519 transition count 16028
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 7 Pre rules applied. Total rules applied 18 place count 8519 transition count 16021
Deduced a syphon composed of 7 places in 9 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 14 rules applied. Total rules applied 32 place count 8512 transition count 16021
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 43 place count 8501 transition count 15990
Iterating global reduction 2 with 11 rules applied. Total rules applied 54 place count 8501 transition count 15990
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 60 place count 8495 transition count 15960
Iterating global reduction 2 with 6 rules applied. Total rules applied 66 place count 8495 transition count 15960
Free-agglomeration rule (complex) applied 99 times.
Iterating global reduction 2 with 99 rules applied. Total rules applied 165 place count 8495 transition count 19541
Reduce places removed 99 places and 0 transitions.
Iterating post reduction 2 with 99 rules applied. Total rules applied 264 place count 8396 transition count 19541
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 266 place count 8394 transition count 19539
Iterating global reduction 3 with 2 rules applied. Total rules applied 268 place count 8394 transition count 19539
Partial Free-agglomeration rule applied 14 times.
Drop transitions removed 14 transitions
Iterating global reduction 3 with 14 rules applied. Total rules applied 282 place count 8394 transition count 19539
Discarding 7 places :
Symmetric choice reduction at 3 with 7 rule applications. Total rules 289 place count 8387 transition count 19532
Iterating global reduction 3 with 7 rules applied. Total rules applied 296 place count 8387 transition count 19532
Applied a total of 296 rules in 12102 ms. Remains 8387 /8528 variables (removed 141) and now considering 19532/16037 (removed -3495) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12103 ms. Remains : 8387/8528 places, 19532/16037 transitions.
Incomplete random walk after 10000 steps, including 317 resets, run finished after 914 ms. (steps per millisecond=10 ) properties (out of 63) seen :4
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 58) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 57) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 56) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 56) seen :0
Running SMT prover for 56 properties.
[2023-03-22 19:12:30] [INFO ] Flow matrix only has 17998 transitions (discarded 1534 similar events)
// Phase 1: matrix 17998 rows 8387 cols
[2023-03-22 19:12:31] [INFO ] Computed 1497 place invariants in 884 ms
[2023-03-22 19:12:38] [INFO ] [Real]Absence check using 65 positive place invariants in 151 ms returned sat
[2023-03-22 19:12:38] [INFO ] [Real]Absence check using 65 positive and 1432 generalized place invariants in 533 ms returned sat
[2023-03-22 19:12:56] [INFO ] After 25021ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:51
[2023-03-22 19:13:03] [INFO ] [Nat]Absence check using 65 positive place invariants in 159 ms returned sat
[2023-03-22 19:13:03] [INFO ] [Nat]Absence check using 65 positive and 1432 generalized place invariants in 589 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 19:13:21] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 19:13:21] [INFO ] After 25035ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:51
Fused 56 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 108 out of 8387 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8387/8387 places, 19532/19532 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 8387 transition count 19528
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 8 place count 8383 transition count 19528
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 8 place count 8383 transition count 19527
Deduced a syphon composed of 1 places in 9 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 10 place count 8382 transition count 19527
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 11 place count 8381 transition count 19526
Iterating global reduction 2 with 1 rules applied. Total rules applied 12 place count 8381 transition count 19526
Free-agglomeration rule (complex) applied 6 times.
Iterating global reduction 2 with 6 rules applied. Total rules applied 18 place count 8381 transition count 19520
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 24 place count 8375 transition count 19520
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 25 place count 8374 transition count 19519
Iterating global reduction 3 with 1 rules applied. Total rules applied 26 place count 8374 transition count 19519
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 3 with 4 rules applied. Total rules applied 30 place count 8374 transition count 19519
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 33 place count 8371 transition count 19516
Iterating global reduction 3 with 3 rules applied. Total rules applied 36 place count 8371 transition count 19516
Applied a total of 36 rules in 10251 ms. Remains 8371 /8387 variables (removed 16) and now considering 19516/19532 (removed 16) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10251 ms. Remains : 8371/8387 places, 19516/19532 transitions.
Successfully simplified 11 atomic propositions for a total of 16 simplifications.
FORMULA MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 19:13:32] [INFO ] Flatten gal took : 810 ms
[2023-03-22 19:13:33] [INFO ] Flatten gal took : 837 ms
[2023-03-22 19:13:35] [INFO ] Input system was already deterministic with 31713 transitions.
Support contains 191 out of 20452 places (down from 202) after GAL structural reductions.
Computed a total of 14436 stabilizing places and 19744 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1764 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1766 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:13:37] [INFO ] Flatten gal took : 766 ms
[2023-03-22 19:13:38] [INFO ] Flatten gal took : 968 ms
[2023-03-22 19:13:40] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1917 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1922 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:13:43] [INFO ] Flatten gal took : 835 ms
[2023-03-22 19:13:44] [INFO ] Flatten gal took : 962 ms
[2023-03-22 19:13:46] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1828 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1829 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:13:49] [INFO ] Flatten gal took : 830 ms
[2023-03-22 19:13:50] [INFO ] Flatten gal took : 932 ms
[2023-03-22 19:13:52] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Drop transitions removed 5280 transitions
Trivial Post-agglo rules discarded 5280 transitions
Performed 5280 trivial Post agglomeration. Transition count delta: 5280
Iterating post reduction 0 with 5280 rules applied. Total rules applied 5280 place count 20452 transition count 26433
Reduce places removed 5280 places and 0 transitions.
Iterating post reduction 1 with 5280 rules applied. Total rules applied 10560 place count 15172 transition count 26433
Performed 330 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 330 Pre rules applied. Total rules applied 10560 place count 15172 transition count 26103
Deduced a syphon composed of 330 places in 28 ms
Reduce places removed 330 places and 0 transitions.
Iterating global reduction 2 with 660 rules applied. Total rules applied 11220 place count 14842 transition count 26103
Discarding 4950 places :
Symmetric choice reduction at 2 with 4950 rule applications. Total rules 16170 place count 9892 transition count 21153
Iterating global reduction 2 with 4950 rules applied. Total rules applied 21120 place count 9892 transition count 21153
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 10 Pre rules applied. Total rules applied 21120 place count 9892 transition count 21143
Deduced a syphon composed of 10 places in 16 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 21140 place count 9882 transition count 21143
Discarding 990 places :
Symmetric choice reduction at 2 with 990 rule applications. Total rules 22130 place count 8892 transition count 16193
Iterating global reduction 2 with 990 rules applied. Total rules applied 23120 place count 8892 transition count 16193
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 13 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 23186 place count 8859 transition count 16160
Applied a total of 23186 rules in 9633 ms. Remains 8859 /20452 variables (removed 11593) and now considering 16160/31713 (removed 15553) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9634 ms. Remains : 8859/20452 places, 16160/31713 transitions.
[2023-03-22 19:14:02] [INFO ] Flatten gal took : 358 ms
[2023-03-22 19:14:02] [INFO ] Flatten gal took : 383 ms
[2023-03-22 19:14:03] [INFO ] Input system was already deterministic with 16160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1765 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1766 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:06] [INFO ] Flatten gal took : 766 ms
[2023-03-22 19:14:06] [INFO ] Flatten gal took : 833 ms
[2023-03-22 19:14:08] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1705 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1706 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:10] [INFO ] Flatten gal took : 730 ms
[2023-03-22 19:14:11] [INFO ] Flatten gal took : 848 ms
[2023-03-22 19:14:13] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1821 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1822 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:15] [INFO ] Flatten gal took : 755 ms
[2023-03-22 19:14:16] [INFO ] Flatten gal took : 821 ms
[2023-03-22 19:14:18] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Drop transitions removed 4752 transitions
Trivial Post-agglo rules discarded 4752 transitions
Performed 4752 trivial Post agglomeration. Transition count delta: 4752
Iterating post reduction 0 with 4752 rules applied. Total rules applied 4752 place count 20452 transition count 26961
Reduce places removed 4752 places and 0 transitions.
Iterating post reduction 1 with 4752 rules applied. Total rules applied 9504 place count 15700 transition count 26961
Performed 330 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 330 Pre rules applied. Total rules applied 9504 place count 15700 transition count 26631
Deduced a syphon composed of 330 places in 24 ms
Reduce places removed 330 places and 0 transitions.
Iterating global reduction 2 with 660 rules applied. Total rules applied 10164 place count 15370 transition count 26631
Discarding 4982 places :
Symmetric choice reduction at 2 with 4982 rule applications. Total rules 15146 place count 10388 transition count 21649
Iterating global reduction 2 with 4982 rules applied. Total rules applied 20128 place count 10388 transition count 21649
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 9 Pre rules applied. Total rules applied 20128 place count 10388 transition count 21640
Deduced a syphon composed of 9 places in 21 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 18 rules applied. Total rules applied 20146 place count 10379 transition count 21640
Discarding 990 places :
Symmetric choice reduction at 2 with 990 rule applications. Total rules 21136 place count 9389 transition count 18670
Iterating global reduction 2 with 990 rules applied. Total rules applied 22126 place count 9389 transition count 18670
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 22126 place count 9389 transition count 18669
Deduced a syphon composed of 1 places in 15 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 22128 place count 9388 transition count 18669
Discarding 494 places :
Symmetric choice reduction at 2 with 494 rule applications. Total rules 22622 place count 8894 transition count 16199
Iterating global reduction 2 with 494 rules applied. Total rules applied 23116 place count 8894 transition count 16199
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 17 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 23182 place count 8861 transition count 16166
Applied a total of 23182 rules in 11790 ms. Remains 8861 /20452 variables (removed 11591) and now considering 16166/31713 (removed 15547) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11791 ms. Remains : 8861/20452 places, 16166/31713 transitions.
[2023-03-22 19:14:30] [INFO ] Flatten gal took : 325 ms
[2023-03-22 19:14:30] [INFO ] Flatten gal took : 377 ms
[2023-03-22 19:14:31] [INFO ] Input system was already deterministic with 16166 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1780 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1785 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:34] [INFO ] Flatten gal took : 735 ms
[2023-03-22 19:14:35] [INFO ] Flatten gal took : 886 ms
[2023-03-22 19:14:36] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1832 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1834 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:39] [INFO ] Flatten gal took : 705 ms
[2023-03-22 19:14:40] [INFO ] Flatten gal took : 791 ms
[2023-03-22 19:14:41] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1769 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1772 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:44] [INFO ] Flatten gal took : 819 ms
[2023-03-22 19:14:45] [INFO ] Flatten gal took : 848 ms
[2023-03-22 19:14:47] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1760 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1762 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:49] [INFO ] Flatten gal took : 794 ms
[2023-03-22 19:14:50] [INFO ] Flatten gal took : 924 ms
[2023-03-22 19:14:52] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1735 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1735 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:54] [INFO ] Flatten gal took : 719 ms
[2023-03-22 19:14:55] [INFO ] Flatten gal took : 851 ms
[2023-03-22 19:14:57] [INFO ] Input system was already deterministic with 31713 transitions.
Starting structural reductions in LTL mode, iteration 0 : 20452/20452 places, 31713/31713 transitions.
Applied a total of 0 rules in 1803 ms. Remains 20452 /20452 variables (removed 0) and now considering 31713/31713 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1805 ms. Remains : 20452/20452 places, 31713/31713 transitions.
[2023-03-22 19:14:59] [INFO ] Flatten gal took : 702 ms
[2023-03-22 19:15:00] [INFO ] Flatten gal took : 801 ms
[2023-03-22 19:15:02] [INFO ] Input system was already deterministic with 31713 transitions.
[2023-03-22 19:15:03] [INFO ] Flatten gal took : 786 ms
[2023-03-22 19:15:03] [INFO ] Flatten gal took : 873 ms
[2023-03-22 19:15:03] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-22 19:15:04] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 20452 places, 31713 transitions and 126456 arcs took 107 ms.
Total runtime 250366 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S32C05
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

BK_STOP 1679513988336

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 13.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1033 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1038 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1043 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1048 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1083 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1088 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1093 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1098 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 75.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 76.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 74.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 56.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-03: EG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-06: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 501 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S32C05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MultiCrashLeafsetExtension-PT-S32C05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416800914"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S32C05.tgz
mv MultiCrashLeafsetExtension-PT-S32C05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;