Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416700906.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S32C04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416700906
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 20M
-rw-r--r-- 1 mcc users 15K Feb 26 02:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K Feb 26 02:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Feb 26 02:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 02:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.5K Feb 25 16:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 16:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 03:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Feb 26 03:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 03:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 26 03:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 20M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679511312074

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S32C04
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 18:55:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 18:55:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 18:55:14] [INFO ] Load time of PNML (sax parser for PT used): 594 ms
[2023-03-22 18:55:14] [INFO ] Transformed 18180 places.
[2023-03-22 18:55:14] [INFO ] Transformed 28411 transitions.
[2023-03-22 18:55:14] [INFO ] Parsed PT model containing 18180 places and 28411 transitions and 115534 arcs in 770 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 34 ms.
Support contains 173 out of 18180 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 18180/18180 places, 28411/28411 transitions.
Reduce places removed 44 places and 0 transitions.
Iterating post reduction 0 with 44 rules applied. Total rules applied 44 place count 18136 transition count 28411
Applied a total of 44 rules in 1826 ms. Remains 18136 /18180 variables (removed 44) and now considering 28411/28411 (removed 0) transitions.
[2023-03-22 18:55:16] [INFO ] Flow matrix only has 27355 transitions (discarded 1056 similar events)
// Phase 1: matrix 27355 rows 18136 cols
[2023-03-22 18:55:19] [INFO ] Computed 1429 place invariants in 2539 ms
[2023-03-22 18:55:20] [INFO ] Implicit Places using invariants in 4232 ms returned []
Implicit Place search using SMT only with invariants took 4260 ms to find 0 implicit places.
[2023-03-22 18:55:20] [INFO ] Flow matrix only has 27355 transitions (discarded 1056 similar events)
[2023-03-22 18:55:20] [INFO ] Invariant cache hit.
[2023-03-22 18:55:22] [INFO ] Dead Transitions using invariants and state equation in 1508 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 18136/18180 places, 28411/28411 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7603 ms. Remains : 18136/18180 places, 28411/28411 transitions.
Support contains 173 out of 18136 places after structural reductions.
[2023-03-22 18:55:23] [INFO ] Flatten gal took : 1028 ms
[2023-03-22 18:55:24] [INFO ] Flatten gal took : 784 ms
[2023-03-22 18:55:26] [INFO ] Input system was already deterministic with 28411 transitions.
Incomplete random walk after 10000 steps, including 242 resets, run finished after 736 ms. (steps per millisecond=13 ) properties (out of 75) seen :16
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 48 ms. (steps per millisecond=20 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Running SMT prover for 58 properties.
[2023-03-22 18:55:27] [INFO ] Flow matrix only has 27355 transitions (discarded 1056 similar events)
[2023-03-22 18:55:27] [INFO ] Invariant cache hit.
[2023-03-22 18:55:41] [INFO ] [Real]Absence check using 63 positive place invariants in 253 ms returned sat
[2023-03-22 18:55:42] [INFO ] [Real]Absence check using 63 positive and 1366 generalized place invariants in 877 ms returned sat
[2023-03-22 18:55:49] [INFO ] After 22052ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:54
[2023-03-22 18:56:02] [INFO ] [Nat]Absence check using 63 positive place invariants in 273 ms returned sat
[2023-03-22 18:56:03] [INFO ] [Nat]Absence check using 63 positive and 1366 generalized place invariants in 999 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 18:56:14] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 18:56:14] [INFO ] After 25086ms SMT Verify possible using all constraints in natural domain returned unsat :4 sat :0 real:54
Fused 58 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 110 out of 18136 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Drop transitions removed 4025 transitions
Trivial Post-agglo rules discarded 4025 transitions
Performed 4025 trivial Post agglomeration. Transition count delta: 4025
Iterating post reduction 0 with 4025 rules applied. Total rules applied 4025 place count 18136 transition count 24386
Reduce places removed 4025 places and 0 transitions.
Performed 192 Post agglomeration using F-continuation condition.Transition count delta: 192
Iterating post reduction 1 with 4217 rules applied. Total rules applied 8242 place count 14111 transition count 24194
Reduce places removed 192 places and 0 transitions.
Iterating post reduction 2 with 192 rules applied. Total rules applied 8434 place count 13919 transition count 24194
Performed 252 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 252 Pre rules applied. Total rules applied 8434 place count 13919 transition count 23942
Deduced a syphon composed of 252 places in 24 ms
Reduce places removed 252 places and 0 transitions.
Iterating global reduction 3 with 504 rules applied. Total rules applied 8938 place count 13667 transition count 23942
Discarding 3941 places :
Symmetric choice reduction at 3 with 3941 rule applications. Total rules 12879 place count 9726 transition count 20001
Iterating global reduction 3 with 3941 rules applied. Total rules applied 16820 place count 9726 transition count 20001
Discarding 964 places :
Symmetric choice reduction at 3 with 964 rule applications. Total rules 17784 place count 8762 transition count 16145
Iterating global reduction 3 with 964 rules applied. Total rules applied 18748 place count 8762 transition count 16145
Performed 26 Post agglomeration using F-continuation condition.Transition count delta: 26
Deduced a syphon composed of 26 places in 13 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 3 with 52 rules applied. Total rules applied 18800 place count 8736 transition count 16119
Free-agglomeration rule (complex) applied 493 times.
Iterating global reduction 3 with 493 rules applied. Total rules applied 19293 place count 8736 transition count 18293
Reduce places removed 493 places and 0 transitions.
Iterating post reduction 3 with 493 rules applied. Total rules applied 19786 place count 8243 transition count 18293
Partial Free-agglomeration rule applied 252 times.
Drop transitions removed 252 transitions
Iterating global reduction 4 with 252 rules applied. Total rules applied 20038 place count 8243 transition count 18293
Applied a total of 20038 rules in 12330 ms. Remains 8243 /18136 variables (removed 9893) and now considering 18293/28411 (removed 10118) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12332 ms. Remains : 8243/18136 places, 18293/28411 transitions.
Incomplete random walk after 10000 steps, including 388 resets, run finished after 663 ms. (steps per millisecond=15 ) properties (out of 52) seen :5
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 46) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Running SMT prover for 44 properties.
[2023-03-22 18:56:28] [INFO ] Flow matrix only has 16824 transitions (discarded 1469 similar events)
// Phase 1: matrix 16824 rows 8243 cols
[2023-03-22 18:56:28] [INFO ] Computed 1429 place invariants in 724 ms
[2023-03-22 18:56:34] [INFO ] [Real]Absence check using 65 positive place invariants in 121 ms returned sat
[2023-03-22 18:56:34] [INFO ] [Real]Absence check using 65 positive and 1364 generalized place invariants in 473 ms returned sat
[2023-03-22 18:56:54] [INFO ] After 16515ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:40
[2023-03-22 18:56:54] [INFO ] State equation strengthened by 8929 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 18:56:54] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 18:56:54] [INFO ] After 25171ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 44 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 14 ms.
Support contains 96 out of 8243 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8243/8243 places, 18293/18293 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8243 transition count 18292
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 8242 transition count 18292
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 2 place count 8242 transition count 18288
Deduced a syphon composed of 4 places in 9 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 10 place count 8238 transition count 18288
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 14 place count 8234 transition count 18284
Iterating global reduction 2 with 4 rules applied. Total rules applied 18 place count 8234 transition count 18284
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 18 place count 8234 transition count 18283
Deduced a syphon composed of 1 places in 10 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 20 place count 8233 transition count 18283
Free-agglomeration rule (complex) applied 3 times.
Iterating global reduction 2 with 3 rules applied. Total rules applied 23 place count 8233 transition count 18280
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 26 place count 8230 transition count 18280
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 3 with 4 rules applied. Total rules applied 30 place count 8230 transition count 18280
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 31 place count 8229 transition count 18279
Iterating global reduction 3 with 1 rules applied. Total rules applied 32 place count 8229 transition count 18279
Applied a total of 32 rules in 9583 ms. Remains 8229 /8243 variables (removed 14) and now considering 18279/18293 (removed 14) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9583 ms. Remains : 8229/8243 places, 18279/18293 transitions.
Incomplete random walk after 10000 steps, including 390 resets, run finished after 738 ms. (steps per millisecond=13 ) properties (out of 44) seen :3
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 41) seen :0
Interrupted probabilistic random walk after 12280 steps, run timeout after 3001 ms. (steps per millisecond=4 ) properties seen :{7=1, 9=1, 39=1, 40=1}
Probabilistic random walk after 12280 steps, saw 5739 distinct states, run finished after 3002 ms. (steps per millisecond=4 ) properties seen :4
Running SMT prover for 37 properties.
[2023-03-22 18:57:07] [INFO ] Flow matrix only has 16810 transitions (discarded 1469 similar events)
// Phase 1: matrix 16810 rows 8229 cols
[2023-03-22 18:57:08] [INFO ] Computed 1429 place invariants in 720 ms
[2023-03-22 18:57:13] [INFO ] [Real]Absence check using 65 positive place invariants in 121 ms returned sat
[2023-03-22 18:57:13] [INFO ] [Real]Absence check using 65 positive and 1364 generalized place invariants in 499 ms returned sat
[2023-03-22 18:57:16] [INFO ] After 7617ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:37
[2023-03-22 18:57:20] [INFO ] [Nat]Absence check using 65 positive place invariants in 110 ms returned sat
[2023-03-22 18:57:21] [INFO ] [Nat]Absence check using 65 positive and 1364 generalized place invariants in 511 ms returned sat
[2023-03-22 18:57:41] [INFO ] After 16083ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :37
[2023-03-22 18:57:41] [INFO ] State equation strengthened by 8929 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 18:57:41] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 18:57:41] [INFO ] After 25188ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:37
Fused 37 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 64 ms.
Support contains 82 out of 8229 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8229/8229 places, 18279/18279 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 8229 transition count 18275
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 8 place count 8225 transition count 18275
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 8 place count 8225 transition count 18272
Deduced a syphon composed of 3 places in 10 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 14 place count 8222 transition count 18272
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 17 place count 8219 transition count 18269
Iterating global reduction 2 with 3 rules applied. Total rules applied 20 place count 8219 transition count 18269
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 20 place count 8219 transition count 18267
Deduced a syphon composed of 2 places in 9 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 24 place count 8217 transition count 18267
Free-agglomeration rule (complex) applied 4 times.
Iterating global reduction 2 with 4 rules applied. Total rules applied 28 place count 8217 transition count 18308
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 32 place count 8213 transition count 18308
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 35 place count 8210 transition count 18305
Iterating global reduction 3 with 3 rules applied. Total rules applied 38 place count 8210 transition count 18305
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 39 place count 8210 transition count 18305
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 40 place count 8209 transition count 18304
Iterating global reduction 3 with 1 rules applied. Total rules applied 41 place count 8209 transition count 18304
Applied a total of 41 rules in 11939 ms. Remains 8209 /8229 variables (removed 20) and now considering 18304/18279 (removed -25) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11941 ms. Remains : 8209/8229 places, 18304/18279 transitions.
Successfully simplified 6 atomic propositions for a total of 16 simplifications.
FORMULA MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 18:57:54] [INFO ] Flatten gal took : 666 ms
[2023-03-22 18:57:55] [INFO ] Flatten gal took : 717 ms
[2023-03-22 18:57:56] [INFO ] Input system was already deterministic with 28411 transitions.
Computed a total of 12120 stabilizing places and 16442 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2330 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2332 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:57:59] [INFO ] Flatten gal took : 630 ms
[2023-03-22 18:58:00] [INFO ] Flatten gal took : 700 ms
[2023-03-22 18:58:01] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Drop transitions removed 4224 transitions
Trivial Post-agglo rules discarded 4224 transitions
Performed 4224 trivial Post agglomeration. Transition count delta: 4224
Iterating post reduction 0 with 4224 rules applied. Total rules applied 4224 place count 18136 transition count 24187
Reduce places removed 4224 places and 0 transitions.
Iterating post reduction 1 with 4224 rules applied. Total rules applied 8448 place count 13912 transition count 24187
Performed 264 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 264 Pre rules applied. Total rules applied 8448 place count 13912 transition count 23923
Deduced a syphon composed of 264 places in 21 ms
Reduce places removed 264 places and 0 transitions.
Iterating global reduction 2 with 528 rules applied. Total rules applied 8976 place count 13648 transition count 23923
Discarding 3960 places :
Symmetric choice reduction at 2 with 3960 rule applications. Total rules 12936 place count 9688 transition count 19963
Iterating global reduction 2 with 3960 rules applied. Total rules applied 16896 place count 9688 transition count 19963
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 16896 place count 9688 transition count 19955
Deduced a syphon composed of 8 places in 15 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 16912 place count 9680 transition count 19955
Discarding 990 places :
Symmetric choice reduction at 2 with 990 rule applications. Total rules 17902 place count 8690 transition count 15995
Iterating global reduction 2 with 990 rules applied. Total rules applied 18892 place count 8690 transition count 15995
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 13 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 18958 place count 8657 transition count 15962
Applied a total of 18958 rules in 10849 ms. Remains 8657 /18136 variables (removed 9479) and now considering 15962/28411 (removed 12449) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10852 ms. Remains : 8657/18136 places, 15962/28411 transitions.
[2023-03-22 18:58:12] [INFO ] Flatten gal took : 314 ms
[2023-03-22 18:58:12] [INFO ] Flatten gal took : 366 ms
[2023-03-22 18:58:13] [INFO ] Input system was already deterministic with 15962 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2163 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2165 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:58:16] [INFO ] Flatten gal took : 613 ms
[2023-03-22 18:58:17] [INFO ] Flatten gal took : 690 ms
[2023-03-22 18:58:18] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2154 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2156 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:58:21] [INFO ] Flatten gal took : 617 ms
[2023-03-22 18:58:22] [INFO ] Flatten gal took : 687 ms
[2023-03-22 18:58:23] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2447 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2449 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:58:26] [INFO ] Flatten gal took : 687 ms
[2023-03-22 18:58:27] [INFO ] Flatten gal took : 773 ms
[2023-03-22 18:58:28] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2226 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2229 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:58:31] [INFO ] Flatten gal took : 627 ms
[2023-03-22 18:58:32] [INFO ] Flatten gal took : 712 ms
[2023-03-22 18:58:33] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2216 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2218 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:58:36] [INFO ] Flatten gal took : 632 ms
[2023-03-22 18:58:37] [INFO ] Flatten gal took : 703 ms
[2023-03-22 18:58:38] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2179 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2181 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:58:41] [INFO ] Flatten gal took : 631 ms
[2023-03-22 18:58:41] [INFO ] Flatten gal took : 721 ms
[2023-03-22 18:58:43] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Drop transitions removed 4192 transitions
Trivial Post-agglo rules discarded 4192 transitions
Performed 4192 trivial Post agglomeration. Transition count delta: 4192
Iterating post reduction 0 with 4192 rules applied. Total rules applied 4192 place count 18136 transition count 24219
Reduce places removed 4192 places and 0 transitions.
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Iterating post reduction 1 with 4224 rules applied. Total rules applied 8416 place count 13944 transition count 24187
Reduce places removed 32 places and 0 transitions.
Iterating post reduction 2 with 32 rules applied. Total rules applied 8448 place count 13912 transition count 24187
Performed 262 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 262 Pre rules applied. Total rules applied 8448 place count 13912 transition count 23925
Deduced a syphon composed of 262 places in 19 ms
Reduce places removed 262 places and 0 transitions.
Iterating global reduction 3 with 524 rules applied. Total rules applied 8972 place count 13650 transition count 23925
Discarding 3958 places :
Symmetric choice reduction at 3 with 3958 rule applications. Total rules 12930 place count 9692 transition count 19967
Iterating global reduction 3 with 3958 rules applied. Total rules applied 16888 place count 9692 transition count 19967
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 16888 place count 9692 transition count 19961
Deduced a syphon composed of 6 places in 13 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 16900 place count 9686 transition count 19961
Discarding 988 places :
Symmetric choice reduction at 3 with 988 rule applications. Total rules 17888 place count 8698 transition count 16009
Iterating global reduction 3 with 988 rules applied. Total rules applied 18876 place count 8698 transition count 16009
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 13 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 3 with 64 rules applied. Total rules applied 18940 place count 8666 transition count 15977
Applied a total of 18940 rules in 10589 ms. Remains 8666 /18136 variables (removed 9470) and now considering 15977/28411 (removed 12434) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10591 ms. Remains : 8666/18136 places, 15977/28411 transitions.
[2023-03-22 18:58:54] [INFO ] Flatten gal took : 317 ms
[2023-03-22 18:58:54] [INFO ] Flatten gal took : 360 ms
[2023-03-22 18:58:55] [INFO ] Input system was already deterministic with 15977 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2206 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2209 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:58:58] [INFO ] Flatten gal took : 621 ms
[2023-03-22 18:58:58] [INFO ] Flatten gal took : 709 ms
[2023-03-22 18:59:00] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Drop transitions removed 4208 transitions
Trivial Post-agglo rules discarded 4208 transitions
Performed 4208 trivial Post agglomeration. Transition count delta: 4208
Iterating post reduction 0 with 4208 rules applied. Total rules applied 4208 place count 18136 transition count 24203
Reduce places removed 4208 places and 0 transitions.
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Iterating post reduction 1 with 4224 rules applied. Total rules applied 8432 place count 13928 transition count 24187
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 8448 place count 13912 transition count 24187
Performed 263 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 263 Pre rules applied. Total rules applied 8448 place count 13912 transition count 23924
Deduced a syphon composed of 263 places in 18 ms
Reduce places removed 263 places and 0 transitions.
Iterating global reduction 3 with 526 rules applied. Total rules applied 8974 place count 13649 transition count 23924
Discarding 3959 places :
Symmetric choice reduction at 3 with 3959 rule applications. Total rules 12933 place count 9690 transition count 19965
Iterating global reduction 3 with 3959 rules applied. Total rules applied 16892 place count 9690 transition count 19965
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 16892 place count 9690 transition count 19958
Deduced a syphon composed of 7 places in 14 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 16906 place count 9683 transition count 19958
Discarding 989 places :
Symmetric choice reduction at 3 with 989 rule applications. Total rules 17895 place count 8694 transition count 16002
Iterating global reduction 3 with 989 rules applied. Total rules applied 18884 place count 8694 transition count 16002
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 12 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 3 with 66 rules applied. Total rules applied 18950 place count 8661 transition count 15969
Applied a total of 18950 rules in 10430 ms. Remains 8661 /18136 variables (removed 9475) and now considering 15969/28411 (removed 12442) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10431 ms. Remains : 8661/18136 places, 15969/28411 transitions.
[2023-03-22 18:59:10] [INFO ] Flatten gal took : 313 ms
[2023-03-22 18:59:11] [INFO ] Flatten gal took : 363 ms
[2023-03-22 18:59:11] [INFO ] Input system was already deterministic with 15969 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2093 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2094 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:59:14] [INFO ] Flatten gal took : 619 ms
[2023-03-22 18:59:15] [INFO ] Flatten gal took : 698 ms
[2023-03-22 18:59:16] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2182 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2183 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:59:19] [INFO ] Flatten gal took : 627 ms
[2023-03-22 18:59:20] [INFO ] Flatten gal took : 699 ms
[2023-03-22 18:59:21] [INFO ] Input system was already deterministic with 28411 transitions.
Starting structural reductions in LTL mode, iteration 0 : 18136/18136 places, 28411/28411 transitions.
Applied a total of 0 rules in 2168 ms. Remains 18136 /18136 variables (removed 0) and now considering 28411/28411 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2168 ms. Remains : 18136/18136 places, 28411/28411 transitions.
[2023-03-22 18:59:24] [INFO ] Flatten gal took : 623 ms
[2023-03-22 18:59:25] [INFO ] Flatten gal took : 696 ms
[2023-03-22 18:59:26] [INFO ] Input system was already deterministic with 28411 transitions.
[2023-03-22 18:59:27] [INFO ] Flatten gal took : 684 ms
[2023-03-22 18:59:27] [INFO ] Flatten gal took : 701 ms
[2023-03-22 18:59:27] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-22 18:59:27] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 18136 places, 28411 transitions and 115490 arcs took 99 ms.
Total runtime 254316 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S32C04
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

BK_STOP 1679512411600

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:202
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 444 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 449 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 454 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 459 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 464 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 10.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 469 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 474 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 479 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 484 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 489 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 494 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 499 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 504 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 509 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 514 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 519 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 524 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 10.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 529 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 534 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 539 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 544 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 549 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 554 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 559 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 564 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 569 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 574 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 579 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 584 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 589 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 594 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 599 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 79.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 604 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 609 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 614 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 619 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 624 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 629 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 634 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 639 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 644 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 649 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 654 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 659 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 664 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 669 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 674 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 679 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 78.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 684 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 689 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 694 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 699 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 704 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 709 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 724 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 729 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 734 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 739 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 744 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 749 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 754 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 759 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 82.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 764 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 769 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 774 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 15.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 779 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 784 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 789 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 28.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-00: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-01: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-02: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-04: AXAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-10: CONJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C04-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 505 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S32C04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MultiCrashLeafsetExtension-PT-S32C04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416700906"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S32C04.tgz
mv MultiCrashLeafsetExtension-PT-S32C04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;