Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416700890.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S32C02, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416700890
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 16M
-rw-r--r-- 1 mcc users 16K Feb 26 03:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 03:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 03:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 03:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 7.2K Feb 25 16:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Feb 25 16:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Feb 26 03:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 26 03:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 19K Feb 26 03:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Feb 26 03:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679509607147

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S32C02
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 18:26:48] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 18:26:48] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 18:26:49] [INFO ] Load time of PNML (sax parser for PT used): 486 ms
[2023-03-22 18:26:49] [INFO ] Transformed 13544 places.
[2023-03-22 18:26:49] [INFO ] Transformed 21807 transitions.
[2023-03-22 18:26:49] [INFO ] Parsed PT model containing 13544 places and 21807 transitions and 93598 arcs in 638 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 33 ms.
Support contains 170 out of 13544 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 13544/13544 places, 21807/21807 transitions.
Reduce places removed 40 places and 0 transitions.
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 13504 transition count 21807
Discarding 2101 places :
Symmetric choice reduction at 1 with 2101 rule applications. Total rules 2141 place count 11403 transition count 19706
Iterating global reduction 1 with 2101 rules applied. Total rules applied 4242 place count 11403 transition count 19706
Discarding 1955 places :
Symmetric choice reduction at 1 with 1955 rule applications. Total rules 6197 place count 9448 transition count 17751
Iterating global reduction 1 with 1955 rules applied. Total rules applied 8152 place count 9448 transition count 17751
Discarding 956 places :
Symmetric choice reduction at 1 with 956 rule applications. Total rules 9108 place count 8492 transition count 15839
Iterating global reduction 1 with 956 rules applied. Total rules applied 10064 place count 8492 transition count 15839
Applied a total of 10064 rules in 9311 ms. Remains 8492 /13544 variables (removed 5052) and now considering 15839/21807 (removed 5968) transitions.
[2023-03-22 18:26:58] [INFO ] Flow matrix only has 14783 transitions (discarded 1056 similar events)
// Phase 1: matrix 14783 rows 8492 cols
[2023-03-22 18:26:59] [INFO ] Computed 1293 place invariants in 1119 ms
[2023-03-22 18:27:00] [INFO ] Implicit Places using invariants in 2063 ms returned []
Implicit Place search using SMT only with invariants took 2087 ms to find 0 implicit places.
[2023-03-22 18:27:00] [INFO ] Flow matrix only has 14783 transitions (discarded 1056 similar events)
[2023-03-22 18:27:00] [INFO ] Invariant cache hit.
[2023-03-22 18:27:13] [INFO ] Dead Transitions using invariants and state equation in 12136 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 8492/13544 places, 15839/21807 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23542 ms. Remains : 8492/13544 places, 15839/21807 transitions.
Support contains 170 out of 8492 places after structural reductions.
[2023-03-22 18:27:14] [INFO ] Flatten gal took : 856 ms
[2023-03-22 18:27:14] [INFO ] Flatten gal took : 560 ms
[2023-03-22 18:27:15] [INFO ] Input system was already deterministic with 15839 transitions.
Incomplete random walk after 10000 steps, including 472 resets, run finished after 798 ms. (steps per millisecond=12 ) properties (out of 80) seen :19
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 61) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 61) seen :1
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 60) seen :1
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 59) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 59) seen :1
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 58) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 58) seen :1
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 57) seen :0
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 57) seen :0
Running SMT prover for 57 properties.
[2023-03-22 18:27:17] [INFO ] Flow matrix only has 14783 transitions (discarded 1056 similar events)
[2023-03-22 18:27:17] [INFO ] Invariant cache hit.
[2023-03-22 18:27:24] [INFO ] [Real]Absence check using 63 positive place invariants in 135 ms returned sat
[2023-03-22 18:27:25] [INFO ] [Real]Absence check using 63 positive and 1230 generalized place invariants in 569 ms returned sat
[2023-03-22 18:27:42] [INFO ] After 13788ms SMT Verify possible using state equation in real domain returned unsat :4 sat :27 real:26
[2023-03-22 18:27:42] [INFO ] State equation strengthened by 6086 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 18:27:42] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 18:27:42] [INFO ] After 25126ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 57 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 15 ms.
Support contains 117 out of 8492 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 8492 transition count 15836
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 8489 transition count 15836
Performed 123 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 123 Pre rules applied. Total rules applied 6 place count 8489 transition count 15713
Deduced a syphon composed of 123 places in 13 ms
Reduce places removed 123 places and 0 transitions.
Iterating global reduction 2 with 246 rules applied. Total rules applied 252 place count 8366 transition count 15713
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 264 place count 8354 transition count 15696
Iterating global reduction 2 with 12 rules applied. Total rules applied 276 place count 8354 transition count 15696
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 276 place count 8354 transition count 15695
Deduced a syphon composed of 1 places in 22 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 278 place count 8353 transition count 15695
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 285 place count 8346 transition count 15681
Iterating global reduction 2 with 7 rules applied. Total rules applied 292 place count 8346 transition count 15681
Performed 29 Post agglomeration using F-continuation condition.Transition count delta: 29
Deduced a syphon composed of 29 places in 14 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 2 with 58 rules applied. Total rules applied 350 place count 8317 transition count 15652
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 353 place count 8314 transition count 15649
Iterating global reduction 2 with 3 rules applied. Total rules applied 356 place count 8314 transition count 15649
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 359 place count 8311 transition count 15643
Iterating global reduction 2 with 3 rules applied. Total rules applied 362 place count 8311 transition count 15643
Free-agglomeration rule (complex) applied 484 times.
Iterating global reduction 2 with 484 rules applied. Total rules applied 846 place count 8311 transition count 16071
Reduce places removed 484 places and 0 transitions.
Iterating post reduction 2 with 484 rules applied. Total rules applied 1330 place count 7827 transition count 16071
Partial Free-agglomeration rule applied 89 times.
Drop transitions removed 89 transitions
Iterating global reduction 3 with 89 rules applied. Total rules applied 1419 place count 7827 transition count 16071
Applied a total of 1419 rules in 15938 ms. Remains 7827 /8492 variables (removed 665) and now considering 16071/15839 (removed -232) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15948 ms. Remains : 7827/8492 places, 16071/15839 transitions.
Incomplete random walk after 10000 steps, including 747 resets, run finished after 674 ms. (steps per millisecond=14 ) properties (out of 53) seen :4
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 49) seen :0
Interrupted probabilistic random walk after 12554 steps, run timeout after 3001 ms. (steps per millisecond=4 ) properties seen :{21=1, 29=1}
Probabilistic random walk after 12554 steps, saw 5731 distinct states, run finished after 3002 ms. (steps per millisecond=4 ) properties seen :2
Running SMT prover for 47 properties.
[2023-03-22 18:28:02] [INFO ] Flow matrix only has 14608 transitions (discarded 1463 similar events)
// Phase 1: matrix 14608 rows 7827 cols
[2023-03-22 18:28:03] [INFO ] Computed 1293 place invariants in 695 ms
[2023-03-22 18:28:08] [INFO ] [Real]Absence check using 65 positive place invariants in 147 ms returned sat
[2023-03-22 18:28:09] [INFO ] [Real]Absence check using 65 positive and 1228 generalized place invariants in 446 ms returned sat
0.0timeout
^^^^^^^^^^
(error "Invalid token: 0.0timeout")
[2023-03-22 18:28:28] [INFO ] After 16475ms SMT Verify possible using state equation in real domain returned unsat :5 sat :3 real:39
[2023-03-22 18:28:28] [INFO ] State equation strengthened by 6983 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 18:28:28] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 18:28:28] [INFO ] After 25137ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 47 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 12 ms.
Support contains 100 out of 7827 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 7827/7827 places, 16071/16071 transitions.
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 5 Pre rules applied. Total rules applied 0 place count 7827 transition count 16066
Deduced a syphon composed of 5 places in 9 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 0 with 10 rules applied. Total rules applied 10 place count 7822 transition count 16066
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 15 place count 7817 transition count 16061
Iterating global reduction 0 with 5 rules applied. Total rules applied 20 place count 7817 transition count 16061
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 21 place count 7817 transition count 16060
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 22 place count 7816 transition count 16060
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 1 with 5 rules applied. Total rules applied 27 place count 7816 transition count 16060
Applied a total of 27 rules in 7628 ms. Remains 7816 /7827 variables (removed 11) and now considering 16060/16071 (removed 11) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7629 ms. Remains : 7816/7827 places, 16060/16071 transitions.
Incomplete random walk after 10000 steps, including 752 resets, run finished after 653 ms. (steps per millisecond=15 ) properties (out of 42) seen :1
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 41) seen :1
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 7 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 40) seen :0
Interrupted probabilistic random walk after 12415 steps, run timeout after 3001 ms. (steps per millisecond=4 ) properties seen :{}
Probabilistic random walk after 12415 steps, saw 5666 distinct states, run finished after 3002 ms. (steps per millisecond=4 ) properties seen :0
Running SMT prover for 40 properties.
[2023-03-22 18:28:40] [INFO ] Flow matrix only has 14597 transitions (discarded 1463 similar events)
// Phase 1: matrix 14597 rows 7816 cols
[2023-03-22 18:28:41] [INFO ] Computed 1293 place invariants in 675 ms
[2023-03-22 18:28:45] [INFO ] [Real]Absence check using 65 positive place invariants in 140 ms returned sat
[2023-03-22 18:28:46] [INFO ] [Real]Absence check using 65 positive and 1228 generalized place invariants in 440 ms returned sat
[2023-03-22 18:29:06] [INFO ] After 16339ms SMT Verify possible using state equation in real domain returned unsat :6 sat :11 real:22
[2023-03-22 18:29:06] [INFO ] State equation strengthened by 6983 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 18:29:06] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 18:29:06] [INFO ] After 25125ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 40 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 7 ms.
Support contains 71 out of 7816 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 7816/7816 places, 16060/16060 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 7816 transition count 16059
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 7815 transition count 16059
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 2 place count 7815 transition count 16055
Deduced a syphon composed of 4 places in 9 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 10 place count 7811 transition count 16055
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 16 place count 7805 transition count 16048
Iterating global reduction 2 with 6 rules applied. Total rules applied 22 place count 7805 transition count 16048
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 9 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 26 place count 7803 transition count 16046
Free-agglomeration rule (complex) applied 32 times.
Iterating global reduction 2 with 32 rules applied. Total rules applied 58 place count 7803 transition count 16029
Reduce places removed 32 places and 0 transitions.
Iterating post reduction 2 with 32 rules applied. Total rules applied 90 place count 7771 transition count 16029
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 3 with 5 rules applied. Total rules applied 95 place count 7771 transition count 16029
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 96 place count 7770 transition count 16028
Iterating global reduction 3 with 1 rules applied. Total rules applied 97 place count 7770 transition count 16028
Applied a total of 97 rules in 10373 ms. Remains 7770 /7816 variables (removed 46) and now considering 16028/16060 (removed 32) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10373 ms. Remains : 7770/7816 places, 16028/16060 transitions.
Successfully simplified 15 atomic propositions for a total of 16 simplifications.
FORMULA MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 18:29:17] [INFO ] Flatten gal took : 399 ms
[2023-03-22 18:29:17] [INFO ] Flatten gal took : 438 ms
[2023-03-22 18:29:18] [INFO ] Input system was already deterministic with 15839 transitions.
Support contains 101 out of 8492 places (down from 116) after GAL structural reductions.
Computed a total of 2476 stabilizing places and 3870 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 8492 transition count 15832
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 8485 transition count 15832
Performed 133 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 133 Pre rules applied. Total rules applied 14 place count 8485 transition count 15699
Deduced a syphon composed of 133 places in 11 ms
Reduce places removed 133 places and 0 transitions.
Iterating global reduction 2 with 266 rules applied. Total rules applied 280 place count 8352 transition count 15699
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 307 place count 8325 transition count 15663
Iterating global reduction 2 with 27 rules applied. Total rules applied 334 place count 8325 transition count 15663
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 334 place count 8325 transition count 15662
Deduced a syphon composed of 1 places in 11 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 336 place count 8324 transition count 15662
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 354 place count 8306 transition count 15626
Iterating global reduction 2 with 18 rules applied. Total rules applied 372 place count 8306 transition count 15626
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 12 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 444 place count 8270 transition count 15590
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 451 place count 8263 transition count 15583
Iterating global reduction 2 with 7 rules applied. Total rules applied 458 place count 8263 transition count 15583
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 458 place count 8263 transition count 15580
Deduced a syphon composed of 3 places in 10 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 464 place count 8260 transition count 15580
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 471 place count 8253 transition count 15566
Iterating global reduction 2 with 7 rules applied. Total rules applied 478 place count 8253 transition count 15566
Applied a total of 478 rules in 11328 ms. Remains 8253 /8492 variables (removed 239) and now considering 15566/15839 (removed 273) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11329 ms. Remains : 8253/8492 places, 15566/15839 transitions.
[2023-03-22 18:29:30] [INFO ] Flatten gal took : 366 ms
[2023-03-22 18:29:30] [INFO ] Flatten gal took : 416 ms
[2023-03-22 18:29:31] [INFO ] Input system was already deterministic with 15566 transitions.
Incomplete random walk after 10000 steps, including 661 resets, run finished after 197 ms. (steps per millisecond=50 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 69 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 12977 steps, run timeout after 3001 ms. (steps per millisecond=4 ) properties seen :{}
Probabilistic random walk after 12977 steps, saw 6016 distinct states, run finished after 3001 ms. (steps per millisecond=4 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-22 18:29:34] [INFO ] Flow matrix only has 14510 transitions (discarded 1056 similar events)
// Phase 1: matrix 14510 rows 8253 cols
[2023-03-22 18:29:35] [INFO ] Computed 1293 place invariants in 733 ms
[2023-03-22 18:29:36] [INFO ] [Real]Absence check using 65 positive place invariants in 108 ms returned sat
[2023-03-22 18:29:36] [INFO ] [Real]Absence check using 65 positive and 1228 generalized place invariants in 467 ms returned sat
[2023-03-22 18:29:46] [INFO ] After 9344ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-22 18:29:46] [INFO ] State equation strengthened by 6052 read => feed constraints.
[2023-03-22 18:29:46] [INFO ] After 343ms SMT Verify possible using 6052 Read/Feed constraints in real domain returned unsat :1 sat :0
[2023-03-22 18:29:46] [INFO ] After 11240ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
FORMULA MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 8459 transition count 15797
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 8459 transition count 15797
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 90 place count 8435 transition count 15755
Iterating global reduction 0 with 24 rules applied. Total rules applied 114 place count 8435 transition count 15755
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 120 place count 8429 transition count 15743
Iterating global reduction 0 with 6 rules applied. Total rules applied 126 place count 8429 transition count 15743
Applied a total of 126 rules in 6089 ms. Remains 8429 /8492 variables (removed 63) and now considering 15743/15839 (removed 96) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6091 ms. Remains : 8429/8492 places, 15743/15839 transitions.
[2023-03-22 18:29:53] [INFO ] Flatten gal took : 400 ms
[2023-03-22 18:29:53] [INFO ] Flatten gal took : 404 ms
[2023-03-22 18:29:54] [INFO ] Input system was already deterministic with 15743 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 8492 transition count 15833
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 8486 transition count 15833
Performed 133 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 133 Pre rules applied. Total rules applied 12 place count 8486 transition count 15700
Deduced a syphon composed of 133 places in 11 ms
Reduce places removed 133 places and 0 transitions.
Iterating global reduction 2 with 266 rules applied. Total rules applied 278 place count 8353 transition count 15700
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 305 place count 8326 transition count 15664
Iterating global reduction 2 with 27 rules applied. Total rules applied 332 place count 8326 transition count 15664
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 332 place count 8326 transition count 15663
Deduced a syphon composed of 1 places in 11 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 334 place count 8325 transition count 15663
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 352 place count 8307 transition count 15627
Iterating global reduction 2 with 18 rules applied. Total rules applied 370 place count 8307 transition count 15627
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 12 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 442 place count 8271 transition count 15591
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 448 place count 8265 transition count 15585
Iterating global reduction 2 with 6 rules applied. Total rules applied 454 place count 8265 transition count 15585
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 454 place count 8265 transition count 15583
Deduced a syphon composed of 2 places in 11 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 458 place count 8263 transition count 15583
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 464 place count 8257 transition count 15571
Iterating global reduction 2 with 6 rules applied. Total rules applied 470 place count 8257 transition count 15571
Applied a total of 470 rules in 11184 ms. Remains 8257 /8492 variables (removed 235) and now considering 15571/15839 (removed 268) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11185 ms. Remains : 8257/8492 places, 15571/15839 transitions.
[2023-03-22 18:30:05] [INFO ] Flatten gal took : 395 ms
[2023-03-22 18:30:06] [INFO ] Flatten gal took : 393 ms
[2023-03-22 18:30:06] [INFO ] Input system was already deterministic with 15571 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 8492 transition count 15832
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 8485 transition count 15832
Performed 132 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 132 Pre rules applied. Total rules applied 14 place count 8485 transition count 15700
Deduced a syphon composed of 132 places in 12 ms
Reduce places removed 132 places and 0 transitions.
Iterating global reduction 2 with 264 rules applied. Total rules applied 278 place count 8353 transition count 15700
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 304 place count 8327 transition count 15665
Iterating global reduction 2 with 26 rules applied. Total rules applied 330 place count 8327 transition count 15665
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 330 place count 8327 transition count 15664
Deduced a syphon composed of 1 places in 11 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 332 place count 8326 transition count 15664
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 349 place count 8309 transition count 15630
Iterating global reduction 2 with 17 rules applied. Total rules applied 366 place count 8309 transition count 15630
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 12 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 438 place count 8273 transition count 15594
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 445 place count 8266 transition count 15587
Iterating global reduction 2 with 7 rules applied. Total rules applied 452 place count 8266 transition count 15587
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 452 place count 8266 transition count 15585
Deduced a syphon composed of 2 places in 11 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 456 place count 8264 transition count 15585
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 463 place count 8257 transition count 15571
Iterating global reduction 2 with 7 rules applied. Total rules applied 470 place count 8257 transition count 15571
Applied a total of 470 rules in 10762 ms. Remains 8257 /8492 variables (removed 235) and now considering 15571/15839 (removed 268) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10762 ms. Remains : 8257/8492 places, 15571/15839 transitions.
[2023-03-22 18:30:18] [INFO ] Flatten gal took : 361 ms
[2023-03-22 18:30:18] [INFO ] Flatten gal took : 414 ms
[2023-03-22 18:30:19] [INFO ] Input system was already deterministic with 15571 transitions.
Incomplete random walk after 10000 steps, including 649 resets, run finished after 197 ms. (steps per millisecond=50 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 69 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 12931 steps, run timeout after 3001 ms. (steps per millisecond=4 ) properties seen :{}
Probabilistic random walk after 12931 steps, saw 5998 distinct states, run finished after 3001 ms. (steps per millisecond=4 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-22 18:30:22] [INFO ] Flow matrix only has 14515 transitions (discarded 1056 similar events)
// Phase 1: matrix 14515 rows 8257 cols
[2023-03-22 18:30:23] [INFO ] Computed 1293 place invariants in 707 ms
[2023-03-22 18:30:24] [INFO ] [Real]Absence check using 65 positive place invariants in 127 ms returned sat
[2023-03-22 18:30:24] [INFO ] [Real]Absence check using 65 positive and 1228 generalized place invariants in 466 ms returned sat
[2023-03-22 18:30:24] [INFO ] After 1495ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-22 18:30:25] [INFO ] [Nat]Absence check using 65 positive place invariants in 141 ms returned sat
[2023-03-22 18:30:26] [INFO ] [Nat]Absence check using 65 positive and 1228 generalized place invariants in 473 ms returned sat
[2023-03-22 18:30:37] [INFO ] After 10859ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-22 18:30:37] [INFO ] State equation strengthened by 6053 read => feed constraints.
[2023-03-22 18:30:38] [INFO ] After 1284ms SMT Verify possible using 6053 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-22 18:30:51] [INFO ] Deduced a trap composed of 932 places in 12172 ms of which 19 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:669)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 18:30:51] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 18:30:51] [INFO ] After 26451ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 3 ms.
Support contains 2 out of 8257 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8257/8257 places, 15571/15571 transitions.
Free-agglomeration rule (complex) applied 577 times.
Iterating global reduction 0 with 577 rules applied. Total rules applied 577 place count 8257 transition count 15983
Reduce places removed 577 places and 0 transitions.
Iterating post reduction 0 with 577 rules applied. Total rules applied 1154 place count 7680 transition count 15983
Partial Free-agglomeration rule applied 32 times.
Drop transitions removed 32 transitions
Iterating global reduction 1 with 32 rules applied. Total rules applied 1186 place count 7680 transition count 15983
Applied a total of 1186 rules in 6283 ms. Remains 7680 /8257 variables (removed 577) and now considering 15983/15571 (removed -412) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 6284 ms. Remains : 7680/8257 places, 15983/15571 transitions.
Finished random walk after 13027 steps, including 995 resets, run visited all 1 properties in 364 ms. (steps per millisecond=35 )
FORMULA MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 30 place count 8462 transition count 15802
Iterating global reduction 0 with 30 rules applied. Total rules applied 60 place count 8462 transition count 15802
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 83 place count 8439 transition count 15762
Iterating global reduction 0 with 23 rules applied. Total rules applied 106 place count 8439 transition count 15762
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 112 place count 8433 transition count 15750
Iterating global reduction 0 with 6 rules applied. Total rules applied 118 place count 8433 transition count 15750
Applied a total of 118 rules in 5811 ms. Remains 8433 /8492 variables (removed 59) and now considering 15750/15839 (removed 89) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5812 ms. Remains : 8433/8492 places, 15750/15839 transitions.
[2023-03-22 18:31:03] [INFO ] Flatten gal took : 368 ms
[2023-03-22 18:31:04] [INFO ] Flatten gal took : 409 ms
[2023-03-22 18:31:05] [INFO ] Input system was already deterministic with 15750 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 33 place count 8459 transition count 15797
Iterating global reduction 0 with 33 rules applied. Total rules applied 66 place count 8459 transition count 15797
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 90 place count 8435 transition count 15756
Iterating global reduction 0 with 24 rules applied. Total rules applied 114 place count 8435 transition count 15756
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 121 place count 8428 transition count 15742
Iterating global reduction 0 with 7 rules applied. Total rules applied 128 place count 8428 transition count 15742
Applied a total of 128 rules in 6563 ms. Remains 8428 /8492 variables (removed 64) and now considering 15742/15839 (removed 97) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6564 ms. Remains : 8428/8492 places, 15742/15839 transitions.
[2023-03-22 18:31:12] [INFO ] Flatten gal took : 355 ms
[2023-03-22 18:31:12] [INFO ] Flatten gal took : 408 ms
[2023-03-22 18:31:13] [INFO ] Input system was already deterministic with 15742 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 8460 transition count 15799
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 8460 transition count 15799
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 88 place count 8436 transition count 15758
Iterating global reduction 0 with 24 rules applied. Total rules applied 112 place count 8436 transition count 15758
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 119 place count 8429 transition count 15744
Iterating global reduction 0 with 7 rules applied. Total rules applied 126 place count 8429 transition count 15744
Applied a total of 126 rules in 5935 ms. Remains 8429 /8492 variables (removed 63) and now considering 15744/15839 (removed 95) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5936 ms. Remains : 8429/8492 places, 15744/15839 transitions.
[2023-03-22 18:31:19] [INFO ] Flatten gal took : 358 ms
[2023-03-22 18:31:19] [INFO ] Flatten gal took : 402 ms
[2023-03-22 18:31:20] [INFO ] Input system was already deterministic with 15744 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 8461 transition count 15801
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 8461 transition count 15801
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 86 place count 8437 transition count 15760
Iterating global reduction 0 with 24 rules applied. Total rules applied 110 place count 8437 transition count 15760
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 117 place count 8430 transition count 15746
Iterating global reduction 0 with 7 rules applied. Total rules applied 124 place count 8430 transition count 15746
Applied a total of 124 rules in 6140 ms. Remains 8430 /8492 variables (removed 62) and now considering 15746/15839 (removed 93) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6141 ms. Remains : 8430/8492 places, 15746/15839 transitions.
[2023-03-22 18:31:27] [INFO ] Flatten gal took : 370 ms
[2023-03-22 18:31:27] [INFO ] Flatten gal took : 412 ms
[2023-03-22 18:31:28] [INFO ] Input system was already deterministic with 15746 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 31 places :
Symmetric choice reduction at 0 with 31 rule applications. Total rules 31 place count 8461 transition count 15800
Iterating global reduction 0 with 31 rules applied. Total rules applied 62 place count 8461 transition count 15800
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 85 place count 8438 transition count 15759
Iterating global reduction 0 with 23 rules applied. Total rules applied 108 place count 8438 transition count 15759
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 113 place count 8433 transition count 15749
Iterating global reduction 0 with 5 rules applied. Total rules applied 118 place count 8433 transition count 15749
Applied a total of 118 rules in 5871 ms. Remains 8433 /8492 variables (removed 59) and now considering 15749/15839 (removed 90) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5871 ms. Remains : 8433/8492 places, 15749/15839 transitions.
[2023-03-22 18:31:34] [INFO ] Flatten gal took : 358 ms
[2023-03-22 18:31:35] [INFO ] Flatten gal took : 407 ms
[2023-03-22 18:31:35] [INFO ] Input system was already deterministic with 15749 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 7 rules applied. Total rules applied 7 place count 8492 transition count 15832
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 1 with 7 rules applied. Total rules applied 14 place count 8485 transition count 15832
Performed 133 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 133 Pre rules applied. Total rules applied 14 place count 8485 transition count 15699
Deduced a syphon composed of 133 places in 11 ms
Reduce places removed 133 places and 0 transitions.
Iterating global reduction 2 with 266 rules applied. Total rules applied 280 place count 8352 transition count 15699
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 307 place count 8325 transition count 15663
Iterating global reduction 2 with 27 rules applied. Total rules applied 334 place count 8325 transition count 15663
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 334 place count 8325 transition count 15662
Deduced a syphon composed of 1 places in 11 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 336 place count 8324 transition count 15662
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 354 place count 8306 transition count 15626
Iterating global reduction 2 with 18 rules applied. Total rules applied 372 place count 8306 transition count 15626
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 12 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 444 place count 8270 transition count 15590
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 451 place count 8263 transition count 15583
Iterating global reduction 2 with 7 rules applied. Total rules applied 458 place count 8263 transition count 15583
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 458 place count 8263 transition count 15580
Deduced a syphon composed of 3 places in 11 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 464 place count 8260 transition count 15580
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 471 place count 8253 transition count 15566
Iterating global reduction 2 with 7 rules applied. Total rules applied 478 place count 8253 transition count 15566
Applied a total of 478 rules in 10780 ms. Remains 8253 /8492 variables (removed 239) and now considering 15566/15839 (removed 273) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10780 ms. Remains : 8253/8492 places, 15566/15839 transitions.
[2023-03-22 18:31:46] [INFO ] Flatten gal took : 356 ms
[2023-03-22 18:31:47] [INFO ] Flatten gal took : 406 ms
[2023-03-22 18:31:48] [INFO ] Input system was already deterministic with 15566 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 8460 transition count 15798
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 8460 transition count 15798
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 87 place count 8437 transition count 15759
Iterating global reduction 0 with 23 rules applied. Total rules applied 110 place count 8437 transition count 15759
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 117 place count 8430 transition count 15745
Iterating global reduction 0 with 7 rules applied. Total rules applied 124 place count 8430 transition count 15745
Applied a total of 124 rules in 5931 ms. Remains 8430 /8492 variables (removed 62) and now considering 15745/15839 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5931 ms. Remains : 8430/8492 places, 15745/15839 transitions.
[2023-03-22 18:31:54] [INFO ] Flatten gal took : 371 ms
[2023-03-22 18:31:54] [INFO ] Flatten gal took : 416 ms
[2023-03-22 18:31:55] [INFO ] Input system was already deterministic with 15745 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 34 place count 8458 transition count 15796
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 8458 transition count 15796
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 93 place count 8433 transition count 15753
Iterating global reduction 0 with 25 rules applied. Total rules applied 118 place count 8433 transition count 15753
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 125 place count 8426 transition count 15739
Iterating global reduction 0 with 7 rules applied. Total rules applied 132 place count 8426 transition count 15739
Applied a total of 132 rules in 5903 ms. Remains 8426 /8492 variables (removed 66) and now considering 15739/15839 (removed 100) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5904 ms. Remains : 8426/8492 places, 15739/15839 transitions.
[2023-03-22 18:32:01] [INFO ] Flatten gal took : 366 ms
[2023-03-22 18:32:02] [INFO ] Flatten gal took : 424 ms
[2023-03-22 18:32:03] [INFO ] Input system was already deterministic with 15739 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 32 place count 8460 transition count 15798
Iterating global reduction 0 with 32 rules applied. Total rules applied 64 place count 8460 transition count 15798
Discarding 23 places :
Symmetric choice reduction at 0 with 23 rule applications. Total rules 87 place count 8437 transition count 15759
Iterating global reduction 0 with 23 rules applied. Total rules applied 110 place count 8437 transition count 15759
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 117 place count 8430 transition count 15745
Iterating global reduction 0 with 7 rules applied. Total rules applied 124 place count 8430 transition count 15745
Applied a total of 124 rules in 5972 ms. Remains 8430 /8492 variables (removed 62) and now considering 15745/15839 (removed 94) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5972 ms. Remains : 8430/8492 places, 15745/15839 transitions.
[2023-03-22 18:32:09] [INFO ] Flatten gal took : 382 ms
[2023-03-22 18:32:09] [INFO ] Flatten gal took : 405 ms
[2023-03-22 18:32:10] [INFO ] Input system was already deterministic with 15745 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 34 place count 8458 transition count 15796
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 8458 transition count 15796
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 93 place count 8433 transition count 15753
Iterating global reduction 0 with 25 rules applied. Total rules applied 118 place count 8433 transition count 15753
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 125 place count 8426 transition count 15739
Iterating global reduction 0 with 7 rules applied. Total rules applied 132 place count 8426 transition count 15739
Applied a total of 132 rules in 5799 ms. Remains 8426 /8492 variables (removed 66) and now considering 15739/15839 (removed 100) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5799 ms. Remains : 8426/8492 places, 15739/15839 transitions.
[2023-03-22 18:32:16] [INFO ] Flatten gal took : 365 ms
[2023-03-22 18:32:17] [INFO ] Flatten gal took : 416 ms
[2023-03-22 18:32:17] [INFO ] Input system was already deterministic with 15739 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8492/8492 places, 15839/15839 transitions.
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 34 place count 8458 transition count 15796
Iterating global reduction 0 with 34 rules applied. Total rules applied 68 place count 8458 transition count 15796
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 93 place count 8433 transition count 15753
Iterating global reduction 0 with 25 rules applied. Total rules applied 118 place count 8433 transition count 15753
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 125 place count 8426 transition count 15739
Iterating global reduction 0 with 7 rules applied. Total rules applied 132 place count 8426 transition count 15739
Applied a total of 132 rules in 5867 ms. Remains 8426 /8492 variables (removed 66) and now considering 15739/15839 (removed 100) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5867 ms. Remains : 8426/8492 places, 15739/15839 transitions.
[2023-03-22 18:32:24] [INFO ] Flatten gal took : 372 ms
[2023-03-22 18:32:24] [INFO ] Flatten gal took : 415 ms
[2023-03-22 18:32:25] [INFO ] Input system was already deterministic with 15739 transitions.
[2023-03-22 18:32:25] [INFO ] Flatten gal took : 404 ms
[2023-03-22 18:32:26] [INFO ] Flatten gal took : 428 ms
[2023-03-22 18:32:26] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-22 18:32:26] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 8492 places, 15839 transitions and 73931 arcs took 69 ms.
Total runtime 337798 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S32C02
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/363
CTLFireability

BK_STOP 1679510210079

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/363/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/363/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/363/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-10: AGEF 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S32C02-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 13
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 499 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S32C02"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MultiCrashLeafsetExtension-PT-S32C02, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416700890"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S32C02.tgz
mv MultiCrashLeafsetExtension-PT-S32C02 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;