About the Execution of LoLa+red for MultiCrashLeafsetExtension-PT-S24C05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16222.000 | 732864.00 | 843032.00 | 16997.10 | ?FTF?FF??T?FFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416600826.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S24C05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416600826
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 12M
-rw-r--r-- 1 mcc users 15K Feb 26 03:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 03:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 03:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 03:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 7.1K Feb 25 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 31K Feb 25 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 25K Feb 26 03:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 142K Feb 26 03:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 22K Feb 26 03:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 104K Feb 26 03:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 12M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679495266220
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S24C05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 14:27:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 14:27:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 14:27:48] [INFO ] Load time of PNML (sax parser for PT used): 406 ms
[2023-03-22 14:27:48] [INFO ] Transformed 11106 places.
[2023-03-22 14:27:48] [INFO ] Transformed 16561 transitions.
[2023-03-22 14:27:48] [INFO ] Parsed PT model containing 11106 places and 16561 transitions and 65150 arcs in 530 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Support contains 207 out of 11106 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 11106/11106 places, 16561/16561 transitions.
Reduce places removed 38 places and 0 transitions.
Iterating post reduction 0 with 38 rules applied. Total rules applied 38 place count 11068 transition count 16561
Discarding 2971 places :
Symmetric choice reduction at 1 with 2971 rule applications. Total rules 3009 place count 8097 transition count 13590
Iterating global reduction 1 with 2971 rules applied. Total rules applied 5980 place count 8097 transition count 13590
Discarding 2705 places :
Symmetric choice reduction at 1 with 2705 rule applications. Total rules 8685 place count 5392 transition count 10885
Iterating global reduction 1 with 2705 rules applied. Total rules applied 11390 place count 5392 transition count 10885
Discarding 487 places :
Symmetric choice reduction at 1 with 487 rule applications. Total rules 11877 place count 4905 transition count 8450
Iterating global reduction 1 with 487 rules applied. Total rules applied 12364 place count 4905 transition count 8450
Applied a total of 12364 rules in 3565 ms. Remains 4905 /11106 variables (removed 6201) and now considering 8450/16561 (removed 8111) transitions.
[2023-03-22 14:27:51] [INFO ] Flow matrix only has 7850 transitions (discarded 600 similar events)
// Phase 1: matrix 7850 rows 4905 cols
[2023-03-22 14:27:52] [INFO ] Computed 937 place invariants in 386 ms
[2023-03-22 14:27:55] [INFO ] Implicit Places using invariants in 3826 ms returned []
[2023-03-22 14:27:55] [INFO ] Flow matrix only has 7850 transitions (discarded 600 similar events)
[2023-03-22 14:27:55] [INFO ] Invariant cache hit.
[2023-03-22 14:27:58] [INFO ] Implicit Places using invariants and state equation in 2910 ms returned []
Implicit Place search using SMT with State Equation took 6761 ms to find 0 implicit places.
[2023-03-22 14:27:58] [INFO ] Flow matrix only has 7850 transitions (discarded 600 similar events)
[2023-03-22 14:27:58] [INFO ] Invariant cache hit.
[2023-03-22 14:28:03] [INFO ] Dead Transitions using invariants and state equation in 4452 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 4905/11106 places, 8450/16561 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14782 ms. Remains : 4905/11106 places, 8450/16561 transitions.
Support contains 207 out of 4905 places after structural reductions.
[2023-03-22 14:28:03] [INFO ] Flatten gal took : 454 ms
[2023-03-22 14:28:04] [INFO ] Flatten gal took : 274 ms
[2023-03-22 14:28:04] [INFO ] Input system was already deterministic with 8450 transitions.
Support contains 205 out of 4905 places (down from 207) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 193 resets, run finished after 583 ms. (steps per millisecond=17 ) properties (out of 94) seen :18
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 76) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 76) seen :1
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 75) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 75) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 74) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 74) seen :1
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 73) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 73) seen :1
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 72) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 72) seen :2
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 70) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 70) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 69) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 69) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 68) seen :1
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 67) seen :2
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 65) seen :0
Running SMT prover for 65 properties.
[2023-03-22 14:28:05] [INFO ] Flow matrix only has 7850 transitions (discarded 600 similar events)
[2023-03-22 14:28:05] [INFO ] Invariant cache hit.
[2023-03-22 14:28:10] [INFO ] [Real]Absence check using 47 positive place invariants in 41 ms returned sat
[2023-03-22 14:28:11] [INFO ] [Real]Absence check using 47 positive and 890 generalized place invariants in 311 ms returned sat
[2023-03-22 14:28:11] [INFO ] After 5528ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:63
[2023-03-22 14:28:15] [INFO ] [Nat]Absence check using 47 positive place invariants in 41 ms returned sat
[2023-03-22 14:28:16] [INFO ] [Nat]Absence check using 47 positive and 890 generalized place invariants in 263 ms returned sat
[2023-03-22 14:28:36] [INFO ] After 16684ms SMT Verify possible using state equation in natural domain returned unsat :9 sat :55
[2023-03-22 14:28:36] [INFO ] State equation strengthened by 3054 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 14:28:36] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 14:28:36] [INFO ] After 25085ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :0 real:63
Fused 65 Parikh solutions to 40 different solutions.
Parikh walk visited 0 properties in 136 ms.
Support contains 114 out of 4905 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 0 with 11 rules applied. Total rules applied 11 place count 4905 transition count 8439
Reduce places removed 11 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 12 rules applied. Total rules applied 23 place count 4894 transition count 8438
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 24 place count 4893 transition count 8438
Performed 242 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 242 Pre rules applied. Total rules applied 24 place count 4893 transition count 8196
Deduced a syphon composed of 242 places in 5 ms
Reduce places removed 242 places and 0 transitions.
Iterating global reduction 3 with 484 rules applied. Total rules applied 508 place count 4651 transition count 8196
Discarding 26 places :
Symmetric choice reduction at 3 with 26 rule applications. Total rules 534 place count 4625 transition count 8130
Iterating global reduction 3 with 26 rules applied. Total rules applied 560 place count 4625 transition count 8130
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 560 place count 4625 transition count 8129
Deduced a syphon composed of 1 places in 6 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 562 place count 4624 transition count 8129
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 577 place count 4609 transition count 8054
Iterating global reduction 3 with 15 rules applied. Total rules applied 592 place count 4609 transition count 8054
Performed 28 Post agglomeration using F-continuation condition.Transition count delta: 28
Deduced a syphon composed of 28 places in 6 ms
Reduce places removed 28 places and 0 transitions.
Iterating global reduction 3 with 56 rules applied. Total rules applied 648 place count 4581 transition count 8026
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 660 place count 4569 transition count 8014
Iterating global reduction 3 with 12 rules applied. Total rules applied 672 place count 4569 transition count 8014
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 683 place count 4558 transition count 7959
Iterating global reduction 3 with 11 rules applied. Total rules applied 694 place count 4558 transition count 7959
Free-agglomeration rule (complex) applied 217 times.
Iterating global reduction 3 with 217 rules applied. Total rules applied 911 place count 4558 transition count 7742
Reduce places removed 217 places and 0 transitions.
Iterating post reduction 3 with 217 rules applied. Total rules applied 1128 place count 4341 transition count 7742
Partial Free-agglomeration rule applied 216 times.
Drop transitions removed 216 transitions
Iterating global reduction 4 with 216 rules applied. Total rules applied 1344 place count 4341 transition count 7742
Applied a total of 1344 rules in 3329 ms. Remains 4341 /4905 variables (removed 564) and now considering 7742/8450 (removed 708) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3330 ms. Remains : 4341/4905 places, 7742/8450 transitions.
Incomplete random walk after 10000 steps, including 274 resets, run finished after 308 ms. (steps per millisecond=32 ) properties (out of 56) seen :7
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 48) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :1
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 46) seen :0
Running SMT prover for 46 properties.
[2023-03-22 14:28:40] [INFO ] Flow matrix only has 6925 transitions (discarded 817 similar events)
// Phase 1: matrix 6925 rows 4341 cols
[2023-03-22 14:28:40] [INFO ] Computed 937 place invariants in 171 ms
[2023-03-22 14:28:43] [INFO ] [Real]Absence check using 49 positive place invariants in 65 ms returned sat
[2023-03-22 14:28:44] [INFO ] [Real]Absence check using 49 positive and 888 generalized place invariants in 237 ms returned sat
[2023-03-22 14:28:53] [INFO ] After 7258ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:45
[2023-03-22 14:28:53] [INFO ] State equation strengthened by 2910 read => feed constraints.
[2023-03-22 14:28:53] [INFO ] After 314ms SMT Verify possible using 2910 Read/Feed constraints in real domain returned unsat :1 sat :0 real:45
[2023-03-22 14:28:53] [INFO ] After 12443ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:45
[2023-03-22 14:28:56] [INFO ] [Nat]Absence check using 49 positive place invariants in 64 ms returned sat
[2023-03-22 14:28:56] [INFO ] [Nat]Absence check using 49 positive and 888 generalized place invariants in 225 ms returned sat
[2023-03-22 14:29:13] [INFO ] After 13829ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :45
[2023-03-22 14:29:18] [INFO ] After 5409ms SMT Verify possible using 2910 Read/Feed constraints in natural domain returned unsat :1 sat :44
[2023-03-22 14:29:18] [INFO ] After 5410ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :44
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-22 14:29:18] [INFO ] After 25053ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :44
Fused 46 Parikh solutions to 45 different solutions.
Parikh walk visited 0 properties in 124 ms.
Support contains 86 out of 4341 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4341/4341 places, 7742/7742 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 4341 transition count 7738
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 1 with 4 rules applied. Total rules applied 8 place count 4337 transition count 7738
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 4 Pre rules applied. Total rules applied 8 place count 4337 transition count 7734
Deduced a syphon composed of 4 places in 4 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 2 with 8 rules applied. Total rules applied 16 place count 4333 transition count 7734
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 24 place count 4325 transition count 7710
Iterating global reduction 2 with 8 rules applied. Total rules applied 32 place count 4325 transition count 7710
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 32 place count 4325 transition count 7707
Deduced a syphon composed of 3 places in 3 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 38 place count 4322 transition count 7707
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 42 place count 4318 transition count 7687
Iterating global reduction 2 with 4 rules applied. Total rules applied 46 place count 4318 transition count 7687
Free-agglomeration rule (complex) applied 60 times.
Iterating global reduction 2 with 60 rules applied. Total rules applied 106 place count 4318 transition count 9579
Reduce places removed 60 places and 0 transitions.
Iterating post reduction 2 with 60 rules applied. Total rules applied 166 place count 4258 transition count 9579
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 168 place count 4256 transition count 9577
Iterating global reduction 3 with 2 rules applied. Total rules applied 170 place count 4256 transition count 9577
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 172 place count 4256 transition count 9577
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 174 place count 4254 transition count 9575
Iterating global reduction 3 with 2 rules applied. Total rules applied 176 place count 4254 transition count 9575
Applied a total of 176 rules in 2289 ms. Remains 4254 /4341 variables (removed 87) and now considering 9575/7742 (removed -1833) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2290 ms. Remains : 4254/4341 places, 9575/7742 transitions.
Incomplete random walk after 10000 steps, including 315 resets, run finished after 441 ms. (steps per millisecond=22 ) properties (out of 45) seen :1
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 44) seen :0
Interrupted probabilistic random walk after 22577 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{11=1, 13=1, 18=1, 22=1, 25=1, 27=1}
Probabilistic random walk after 22577 steps, saw 10326 distinct states, run finished after 3002 ms. (steps per millisecond=7 ) properties seen :6
Running SMT prover for 38 properties.
[2023-03-22 14:29:24] [INFO ] Flow matrix only has 8758 transitions (discarded 817 similar events)
// Phase 1: matrix 8758 rows 4254 cols
[2023-03-22 14:29:24] [INFO ] Computed 937 place invariants in 229 ms
[2023-03-22 14:29:27] [INFO ] [Real]Absence check using 49 positive place invariants in 65 ms returned sat
[2023-03-22 14:29:27] [INFO ] [Real]Absence check using 49 positive and 888 generalized place invariants in 225 ms returned sat
[2023-03-22 14:29:27] [INFO ] After 3003ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:38
[2023-03-22 14:29:30] [INFO ] [Nat]Absence check using 49 positive place invariants in 64 ms returned sat
[2023-03-22 14:29:30] [INFO ] [Nat]Absence check using 49 positive and 888 generalized place invariants in 229 ms returned sat
[2023-03-22 14:29:47] [INFO ] After 14397ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :38
[2023-03-22 14:29:47] [INFO ] State equation strengthened by 4830 read => feed constraints.
[2023-03-22 14:29:53] [INFO ] After 5689ms SMT Verify possible using 4830 Read/Feed constraints in natural domain returned unsat :0 sat :37
[2023-03-22 14:29:53] [INFO ] After 5691ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :37
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-22 14:29:53] [INFO ] After 25044ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :37
Parikh walk visited 0 properties in 146 ms.
Support contains 74 out of 4254 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4254/4254 places, 9575/9575 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 4254 transition count 9574
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 4253 transition count 9574
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 2 place count 4253 transition count 9572
Deduced a syphon composed of 2 places in 5 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 6 place count 4251 transition count 9572
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 8 place count 4249 transition count 9570
Iterating global reduction 2 with 2 rules applied. Total rules applied 10 place count 4249 transition count 9570
Free-agglomeration rule (complex) applied 4 times.
Iterating global reduction 2 with 4 rules applied. Total rules applied 14 place count 4249 transition count 9566
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 2 with 4 rules applied. Total rules applied 18 place count 4245 transition count 9566
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 19 place count 4244 transition count 9565
Iterating global reduction 3 with 1 rules applied. Total rules applied 20 place count 4244 transition count 9565
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 21 place count 4244 transition count 9565
Applied a total of 21 rules in 1723 ms. Remains 4244 /4254 variables (removed 10) and now considering 9565/9575 (removed 10) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1724 ms. Remains : 4244/4254 places, 9565/9575 transitions.
Successfully simplified 10 atomic propositions for a total of 16 simplifications.
[2023-03-22 14:29:55] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-22 14:29:55] [INFO ] Flatten gal took : 229 ms
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 14:29:55] [INFO ] Flatten gal took : 258 ms
[2023-03-22 14:29:55] [INFO ] Input system was already deterministic with 8450 transitions.
Support contains 144 out of 4905 places (down from 153) after GAL structural reductions.
Computed a total of 2281 stabilizing places and 3249 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 59 places :
Symmetric choice reduction at 0 with 59 rule applications. Total rules 59 place count 4846 transition count 8315
Iterating global reduction 0 with 59 rules applied. Total rules applied 118 place count 4846 transition count 8315
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 156 place count 4808 transition count 8189
Iterating global reduction 0 with 38 rules applied. Total rules applied 194 place count 4808 transition count 8189
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 210 place count 4792 transition count 8109
Iterating global reduction 0 with 16 rules applied. Total rules applied 226 place count 4792 transition count 8109
Applied a total of 226 rules in 1283 ms. Remains 4792 /4905 variables (removed 113) and now considering 8109/8450 (removed 341) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1285 ms. Remains : 4792/4905 places, 8109/8450 transitions.
[2023-03-22 14:29:57] [INFO ] Flatten gal took : 193 ms
[2023-03-22 14:29:57] [INFO ] Flatten gal took : 212 ms
[2023-03-22 14:29:58] [INFO ] Input system was already deterministic with 8109 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 62 place count 4843 transition count 8312
Iterating global reduction 0 with 62 rules applied. Total rules applied 124 place count 4843 transition count 8312
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 165 place count 4802 transition count 8183
Iterating global reduction 0 with 41 rules applied. Total rules applied 206 place count 4802 transition count 8183
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 225 place count 4783 transition count 8088
Iterating global reduction 0 with 19 rules applied. Total rules applied 244 place count 4783 transition count 8088
Applied a total of 244 rules in 1298 ms. Remains 4783 /4905 variables (removed 122) and now considering 8088/8450 (removed 362) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1298 ms. Remains : 4783/4905 places, 8088/8450 transitions.
[2023-03-22 14:29:59] [INFO ] Flatten gal took : 201 ms
[2023-03-22 14:29:59] [INFO ] Flatten gal took : 226 ms
[2023-03-22 14:30:00] [INFO ] Input system was already deterministic with 8088 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 4840 transition count 8305
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 4840 transition count 8305
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 173 place count 4797 transition count 8166
Iterating global reduction 0 with 43 rules applied. Total rules applied 216 place count 4797 transition count 8166
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 234 place count 4779 transition count 8076
Iterating global reduction 0 with 18 rules applied. Total rules applied 252 place count 4779 transition count 8076
Applied a total of 252 rules in 1215 ms. Remains 4779 /4905 variables (removed 126) and now considering 8076/8450 (removed 374) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1215 ms. Remains : 4779/4905 places, 8076/8450 transitions.
[2023-03-22 14:30:01] [INFO ] Flatten gal took : 182 ms
[2023-03-22 14:30:01] [INFO ] Flatten gal took : 206 ms
[2023-03-22 14:30:02] [INFO ] Input system was already deterministic with 8076 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Drop transitions removed 19 transitions
Trivial Post-agglo rules discarded 19 transitions
Performed 19 trivial Post agglomeration. Transition count delta: 19
Iterating post reduction 0 with 19 rules applied. Total rules applied 19 place count 4905 transition count 8431
Reduce places removed 19 places and 0 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 38 place count 4886 transition count 8431
Performed 252 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 252 Pre rules applied. Total rules applied 38 place count 4886 transition count 8179
Deduced a syphon composed of 252 places in 5 ms
Reduce places removed 252 places and 0 transitions.
Iterating global reduction 2 with 504 rules applied. Total rules applied 542 place count 4634 transition count 8179
Discarding 46 places :
Symmetric choice reduction at 2 with 46 rule applications. Total rules 588 place count 4588 transition count 8053
Iterating global reduction 2 with 46 rules applied. Total rules applied 634 place count 4588 transition count 8053
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 634 place count 4588 transition count 8051
Deduced a syphon composed of 2 places in 5 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 638 place count 4586 transition count 8051
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 662 place count 4562 transition count 7931
Iterating global reduction 2 with 24 rules applied. Total rules applied 686 place count 4562 transition count 7931
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 5 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 752 place count 4529 transition count 7898
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 771 place count 4510 transition count 7879
Iterating global reduction 2 with 19 rules applied. Total rules applied 790 place count 4510 transition count 7879
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 790 place count 4510 transition count 7871
Deduced a syphon composed of 8 places in 4 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 806 place count 4502 transition count 7871
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 825 place count 4483 transition count 7776
Iterating global reduction 2 with 19 rules applied. Total rules applied 844 place count 4483 transition count 7776
Applied a total of 844 rules in 2633 ms. Remains 4483 /4905 variables (removed 422) and now considering 7776/8450 (removed 674) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2634 ms. Remains : 4483/4905 places, 7776/8450 transitions.
[2023-03-22 14:30:05] [INFO ] Flatten gal took : 179 ms
[2023-03-22 14:30:05] [INFO ] Flatten gal took : 199 ms
[2023-03-22 14:30:05] [INFO ] Input system was already deterministic with 7776 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 57 places :
Symmetric choice reduction at 0 with 57 rule applications. Total rules 57 place count 4848 transition count 8317
Iterating global reduction 0 with 57 rules applied. Total rules applied 114 place count 4848 transition count 8317
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 150 place count 4812 transition count 8201
Iterating global reduction 0 with 36 rules applied. Total rules applied 186 place count 4812 transition count 8201
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 202 place count 4796 transition count 8121
Iterating global reduction 0 with 16 rules applied. Total rules applied 218 place count 4796 transition count 8121
Applied a total of 218 rules in 1357 ms. Remains 4796 /4905 variables (removed 109) and now considering 8121/8450 (removed 329) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1357 ms. Remains : 4796/4905 places, 8121/8450 transitions.
[2023-03-22 14:30:07] [INFO ] Flatten gal took : 200 ms
[2023-03-22 14:30:07] [INFO ] Flatten gal took : 205 ms
[2023-03-22 14:30:07] [INFO ] Input system was already deterministic with 8121 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 4841 transition count 8306
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 4841 transition count 8306
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 170 place count 4799 transition count 8172
Iterating global reduction 0 with 42 rules applied. Total rules applied 212 place count 4799 transition count 8172
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 231 place count 4780 transition count 8077
Iterating global reduction 0 with 19 rules applied. Total rules applied 250 place count 4780 transition count 8077
Applied a total of 250 rules in 1299 ms. Remains 4780 /4905 variables (removed 125) and now considering 8077/8450 (removed 373) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1299 ms. Remains : 4780/4905 places, 8077/8450 transitions.
[2023-03-22 14:30:09] [INFO ] Flatten gal took : 182 ms
[2023-03-22 14:30:09] [INFO ] Flatten gal took : 206 ms
[2023-03-22 14:30:09] [INFO ] Input system was already deterministic with 8077 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 4842 transition count 8311
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 4842 transition count 8311
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 168 place count 4800 transition count 8173
Iterating global reduction 0 with 42 rules applied. Total rules applied 210 place count 4800 transition count 8173
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 228 place count 4782 transition count 8083
Iterating global reduction 0 with 18 rules applied. Total rules applied 246 place count 4782 transition count 8083
Applied a total of 246 rules in 1243 ms. Remains 4782 /4905 variables (removed 123) and now considering 8083/8450 (removed 367) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1243 ms. Remains : 4782/4905 places, 8083/8450 transitions.
[2023-03-22 14:30:11] [INFO ] Flatten gal took : 186 ms
[2023-03-22 14:30:11] [INFO ] Flatten gal took : 271 ms
[2023-03-22 14:30:11] [INFO ] Input system was already deterministic with 8083 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 62 place count 4843 transition count 8316
Iterating global reduction 0 with 62 rules applied. Total rules applied 124 place count 4843 transition count 8316
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 166 place count 4801 transition count 8178
Iterating global reduction 0 with 42 rules applied. Total rules applied 208 place count 4801 transition count 8178
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 226 place count 4783 transition count 8088
Iterating global reduction 0 with 18 rules applied. Total rules applied 244 place count 4783 transition count 8088
Applied a total of 244 rules in 1245 ms. Remains 4783 /4905 variables (removed 122) and now considering 8088/8450 (removed 362) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1245 ms. Remains : 4783/4905 places, 8088/8450 transitions.
[2023-03-22 14:30:13] [INFO ] Flatten gal took : 181 ms
[2023-03-22 14:30:13] [INFO ] Flatten gal took : 202 ms
[2023-03-22 14:30:13] [INFO ] Input system was already deterministic with 8088 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 65 places :
Symmetric choice reduction at 0 with 65 rule applications. Total rules 65 place count 4840 transition count 8305
Iterating global reduction 0 with 65 rules applied. Total rules applied 130 place count 4840 transition count 8305
Discarding 43 places :
Symmetric choice reduction at 0 with 43 rule applications. Total rules 173 place count 4797 transition count 8166
Iterating global reduction 0 with 43 rules applied. Total rules applied 216 place count 4797 transition count 8166
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 235 place count 4778 transition count 8071
Iterating global reduction 0 with 19 rules applied. Total rules applied 254 place count 4778 transition count 8071
Applied a total of 254 rules in 1183 ms. Remains 4778 /4905 variables (removed 127) and now considering 8071/8450 (removed 379) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1183 ms. Remains : 4778/4905 places, 8071/8450 transitions.
[2023-03-22 14:30:15] [INFO ] Flatten gal took : 179 ms
[2023-03-22 14:30:15] [INFO ] Flatten gal took : 241 ms
[2023-03-22 14:30:15] [INFO ] Input system was already deterministic with 8071 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 4844 transition count 8309
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 4844 transition count 8309
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 161 place count 4805 transition count 8190
Iterating global reduction 0 with 39 rules applied. Total rules applied 200 place count 4805 transition count 8190
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 219 place count 4786 transition count 8095
Iterating global reduction 0 with 19 rules applied. Total rules applied 238 place count 4786 transition count 8095
Applied a total of 238 rules in 1240 ms. Remains 4786 /4905 variables (removed 119) and now considering 8095/8450 (removed 355) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1240 ms. Remains : 4786/4905 places, 8095/8450 transitions.
[2023-03-22 14:30:17] [INFO ] Flatten gal took : 181 ms
[2023-03-22 14:30:17] [INFO ] Flatten gal took : 203 ms
[2023-03-22 14:30:17] [INFO ] Input system was already deterministic with 8095 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 62 place count 4843 transition count 8312
Iterating global reduction 0 with 62 rules applied. Total rules applied 124 place count 4843 transition count 8312
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 165 place count 4802 transition count 8179
Iterating global reduction 0 with 41 rules applied. Total rules applied 206 place count 4802 transition count 8179
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 224 place count 4784 transition count 8089
Iterating global reduction 0 with 18 rules applied. Total rules applied 242 place count 4784 transition count 8089
Applied a total of 242 rules in 1404 ms. Remains 4784 /4905 variables (removed 121) and now considering 8089/8450 (removed 361) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1404 ms. Remains : 4784/4905 places, 8089/8450 transitions.
[2023-03-22 14:30:19] [INFO ] Flatten gal took : 195 ms
[2023-03-22 14:30:19] [INFO ] Flatten gal took : 207 ms
[2023-03-22 14:30:20] [INFO ] Input system was already deterministic with 8089 transitions.
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 4842 transition count 8307
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 4842 transition count 8307
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 167 place count 4801 transition count 8170
Iterating global reduction 0 with 41 rules applied. Total rules applied 208 place count 4801 transition count 8170
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 225 place count 4784 transition count 8085
Iterating global reduction 0 with 17 rules applied. Total rules applied 242 place count 4784 transition count 8085
Applied a total of 242 rules in 1174 ms. Remains 4784 /4905 variables (removed 121) and now considering 8085/8450 (removed 365) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1176 ms. Remains : 4784/4905 places, 8085/8450 transitions.
[2023-03-22 14:30:21] [INFO ] Flatten gal took : 218 ms
[2023-03-22 14:30:21] [INFO ] Flatten gal took : 195 ms
[2023-03-22 14:30:22] [INFO ] Input system was already deterministic with 8085 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Drop transitions removed 19 transitions
Trivial Post-agglo rules discarded 19 transitions
Performed 19 trivial Post agglomeration. Transition count delta: 19
Iterating post reduction 0 with 19 rules applied. Total rules applied 19 place count 4905 transition count 8431
Reduce places removed 19 places and 0 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 38 place count 4886 transition count 8431
Performed 252 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 252 Pre rules applied. Total rules applied 38 place count 4886 transition count 8179
Deduced a syphon composed of 252 places in 5 ms
Reduce places removed 252 places and 0 transitions.
Iterating global reduction 2 with 504 rules applied. Total rules applied 542 place count 4634 transition count 8179
Discarding 45 places :
Symmetric choice reduction at 2 with 45 rule applications. Total rules 587 place count 4589 transition count 8058
Iterating global reduction 2 with 45 rules applied. Total rules applied 632 place count 4589 transition count 8058
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 632 place count 4589 transition count 8056
Deduced a syphon composed of 2 places in 5 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 636 place count 4587 transition count 8056
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 660 place count 4563 transition count 7936
Iterating global reduction 2 with 24 rules applied. Total rules applied 684 place count 4563 transition count 7936
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 5 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 750 place count 4530 transition count 7903
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 769 place count 4511 transition count 7884
Iterating global reduction 2 with 19 rules applied. Total rules applied 788 place count 4511 transition count 7884
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 8 Pre rules applied. Total rules applied 788 place count 4511 transition count 7876
Deduced a syphon composed of 8 places in 5 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 2 with 16 rules applied. Total rules applied 804 place count 4503 transition count 7876
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 823 place count 4484 transition count 7781
Iterating global reduction 2 with 19 rules applied. Total rules applied 842 place count 4484 transition count 7781
Applied a total of 842 rules in 2280 ms. Remains 4484 /4905 variables (removed 421) and now considering 7781/8450 (removed 669) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2280 ms. Remains : 4484/4905 places, 7781/8450 transitions.
[2023-03-22 14:30:24] [INFO ] Flatten gal took : 180 ms
[2023-03-22 14:30:24] [INFO ] Flatten gal took : 204 ms
[2023-03-22 14:30:25] [INFO ] Input system was already deterministic with 7781 transitions.
Finished random walk after 9461 steps, including 259 resets, run visited all 1 properties in 101 ms. (steps per millisecond=93 )
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Discarding 58 places :
Symmetric choice reduction at 0 with 58 rule applications. Total rules 58 place count 4847 transition count 8324
Iterating global reduction 0 with 58 rules applied. Total rules applied 116 place count 4847 transition count 8324
Discarding 40 places :
Symmetric choice reduction at 0 with 40 rule applications. Total rules 156 place count 4807 transition count 8200
Iterating global reduction 0 with 40 rules applied. Total rules applied 196 place count 4807 transition count 8200
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 214 place count 4789 transition count 8110
Iterating global reduction 0 with 18 rules applied. Total rules applied 232 place count 4789 transition count 8110
Applied a total of 232 rules in 1235 ms. Remains 4789 /4905 variables (removed 116) and now considering 8110/8450 (removed 340) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1235 ms. Remains : 4789/4905 places, 8110/8450 transitions.
[2023-03-22 14:30:26] [INFO ] Flatten gal took : 180 ms
[2023-03-22 14:30:26] [INFO ] Flatten gal took : 204 ms
[2023-03-22 14:30:27] [INFO ] Input system was already deterministic with 8110 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 4905/4905 places, 8450/8450 transitions.
Drop transitions removed 18 transitions
Trivial Post-agglo rules discarded 18 transitions
Performed 18 trivial Post agglomeration. Transition count delta: 18
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 4905 transition count 8432
Reduce places removed 18 places and 0 transitions.
Iterating post reduction 1 with 18 rules applied. Total rules applied 36 place count 4887 transition count 8432
Performed 251 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 251 Pre rules applied. Total rules applied 36 place count 4887 transition count 8181
Deduced a syphon composed of 251 places in 5 ms
Reduce places removed 251 places and 0 transitions.
Iterating global reduction 2 with 502 rules applied. Total rules applied 538 place count 4636 transition count 8181
Discarding 45 places :
Symmetric choice reduction at 2 with 45 rule applications. Total rules 583 place count 4591 transition count 8056
Iterating global reduction 2 with 45 rules applied. Total rules applied 628 place count 4591 transition count 8056
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 628 place count 4591 transition count 8054
Deduced a syphon composed of 2 places in 5 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 632 place count 4589 transition count 8054
Discarding 23 places :
Symmetric choice reduction at 2 with 23 rule applications. Total rules 655 place count 4566 transition count 7939
Iterating global reduction 2 with 23 rules applied. Total rules applied 678 place count 4566 transition count 7939
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 6 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 744 place count 4533 transition count 7906
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 762 place count 4515 transition count 7888
Iterating global reduction 2 with 18 rules applied. Total rules applied 780 place count 4515 transition count 7888
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 6 Pre rules applied. Total rules applied 780 place count 4515 transition count 7882
Deduced a syphon composed of 6 places in 4 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 792 place count 4509 transition count 7882
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 810 place count 4491 transition count 7792
Iterating global reduction 2 with 18 rules applied. Total rules applied 828 place count 4491 transition count 7792
Applied a total of 828 rules in 2400 ms. Remains 4491 /4905 variables (removed 414) and now considering 7792/8450 (removed 658) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2401 ms. Remains : 4491/4905 places, 7792/8450 transitions.
[2023-03-22 14:30:29] [INFO ] Flatten gal took : 176 ms
[2023-03-22 14:30:30] [INFO ] Flatten gal took : 199 ms
[2023-03-22 14:30:30] [INFO ] Input system was already deterministic with 7792 transitions.
[2023-03-22 14:30:30] [INFO ] Flatten gal took : 207 ms
[2023-03-22 14:30:30] [INFO ] Flatten gal took : 214 ms
[2023-03-22 14:30:30] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-22 14:30:31] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 4905 places, 8450 transitions and 38880 arcs took 53 ms.
Total runtime 163447 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S24C05
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679495999084
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 43 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 48 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 53 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 58 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 63 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 68 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 73 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 78 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 83 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 14
lola: LAUNCH task # 52 (type EXCL) for 51 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15
lola: time limit : 206 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F 1 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 1/206 0/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15 --
Time elapsed: 95 secs. Pages in use: 0
# running tasks: 1 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 52 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15
lola: result : false
lola: markings : 41
lola: fired transitions : 81
lola: time used : 3.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 9 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03
lola: result : true
lola: markings : 41
lola: fired transitions : 40
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 35 (type EXCL) for 28 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09
lola: time limit : 233 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 1 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 EG EXCL 0/233 0/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09 --
Time elapsed: 101 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 35 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09
lola: result : true
lola: markings : 41
lola: fired transitions : 40
lola: time used : 5.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05
lola: time limit : 249 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 16 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05
lola: result : false
lola: markings : 50
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04
lola: time limit : 268 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 1 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 0/268 1/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 54 m, 10 m/sec, 204 t fired, .
Time elapsed: 106 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 1 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 6/268 1/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 9819 m, 1953 m/sec, 39051 t fired, .
Time elapsed: 112 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 1 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 11/268 1/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 24099 m, 2856 m/sec, 95950 t fired, .
Time elapsed: 117 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 1 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/268 2/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 36835 m, 2547 m/sec, 146793 t fired, .
Time elapsed: 125 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/268 3/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 76719 m, 7976 m/sec, 305874 t fired, .
Time elapsed: 130 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/268 4/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 119693 m, 8594 m/sec, 477335 t fired, .
Time elapsed: 135 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 34/268 5/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 162649 m, 8591 m/sec, 648798 t fired, .
Time elapsed: 140 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 39/268 7/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 206013 m, 8672 m/sec, 821860 t fired, .
Time elapsed: 145 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 44/268 8/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 248896 m, 8576 m/sec, 992989 t fired, .
Time elapsed: 150 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 49/268 9/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 291394 m, 8499 m/sec, 1162600 t fired, .
Time elapsed: 155 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 54/268 10/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 333771 m, 8475 m/sec, 1331725 t fired, .
Time elapsed: 160 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 59/268 11/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 376344 m, 8514 m/sec, 1501677 t fired, .
Time elapsed: 165 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 64/268 12/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 418680 m, 8467 m/sec, 1670707 t fired, .
Time elapsed: 170 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 69/268 13/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 461437 m, 8551 m/sec, 1841490 t fired, .
Time elapsed: 175 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 74/268 14/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 504151 m, 8542 m/sec, 2012130 t fired, .
Time elapsed: 180 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 79/268 15/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 547125 m, 8594 m/sec, 2183764 t fired, .
Time elapsed: 185 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 84/268 16/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 589711 m, 8517 m/sec, 2354179 t fired, .
Time elapsed: 190 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 89/268 17/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 632727 m, 8603 m/sec, 2526138 t fired, .
Time elapsed: 195 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 94/268 19/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 675968 m, 8648 m/sec, 2698696 t fired, .
Time elapsed: 200 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 99/268 20/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 719177 m, 8641 m/sec, 2871090 t fired, .
Time elapsed: 205 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 104/268 21/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 762284 m, 8621 m/sec, 3043073 t fired, .
Time elapsed: 210 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 109/268 22/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 805182 m, 8579 m/sec, 3214196 t fired, .
Time elapsed: 215 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 114/268 23/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 847898 m, 8543 m/sec, 3384713 t fired, .
Time elapsed: 220 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 119/268 24/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 890733 m, 8567 m/sec, 3555700 t fired, .
Time elapsed: 225 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 124/268 25/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 933604 m, 8574 m/sec, 3726779 t fired, .
Time elapsed: 230 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 129/268 26/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 976350 m, 8549 m/sec, 3897445 t fired, .
Time elapsed: 235 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 134/268 28/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 1018872 m, 8504 m/sec, 4067284 t fired, .
Time elapsed: 240 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 139/268 29/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 1061305 m, 8486 m/sec, 4236807 t fired, .
Time elapsed: 245 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 144/268 30/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 1104019 m, 8542 m/sec, 4407420 t fired, .
Time elapsed: 250 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 149/268 31/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 1146604 m, 8517 m/sec, 4577754 t fired, .
Time elapsed: 255 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 154/268 32/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 1189436 m, 8566 m/sec, 4748950 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 13 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 49 (type EXCL) for 48 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14
lola: time limit : 277 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14
lola: result : true
lola: markings : 51
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12
lola: time limit : 303 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12
lola: result : false
lola: markings : 51
lola: fired transitions : 52
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11
lola: time limit : 333 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11
lola: result : false
lola: markings : 50
lola: fired transitions : 149
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10
lola: time limit : 370 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/370 5/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 132217 m, 26443 m/sec, 155542 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/370 8/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 267976 m, 27151 m/sec, 317092 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/370 12/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 402953 m, 26995 m/sec, 478792 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/370 15/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 534384 m, 26286 m/sec, 639444 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/370 18/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 666751 m, 26473 m/sec, 799903 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 30/370 22/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 802135 m, 27076 m/sec, 960589 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 35/370 25/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 934998 m, 26572 m/sec, 1120149 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 40/370 29/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 1064908 m, 25982 m/sec, 1278611 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 45/370 32/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 1196401 m, 26298 m/sec, 1439375 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 40 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ 0 2 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 37 (type EXCL) for 28 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09
lola: time limit : 410 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08
lola: time limit : 547 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/547 5/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 134392 m, 26878 m/sec, 158150 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/547 8/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 269485 m, 27018 m/sec, 318882 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/547 12/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 403359 m, 26774 m/sec, 479265 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/547 15/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 531622 m, 25652 m/sec, 636115 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/547 18/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 661625 m, 26000 m/sec, 793770 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/547 22/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 796214 m, 26917 m/sec, 953493 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/547 25/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 927519 m, 26261 m/sec, 1111093 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/547 28/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 1055580 m, 25612 m/sec, 1266985 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/547 32/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 1182766 m, 25437 m/sec, 1423387 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 26 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 21 (type EXCL) for 18 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07
lola: time limit : 647 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/647 5/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 135427 m, 27085 m/sec, 159438 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/647 8/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 269643 m, 26843 m/sec, 319149 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/647 11/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 401573 m, 26386 m/sec, 477207 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/647 15/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 529130 m, 25511 m/sec, 633209 t fired, .
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/647 18/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 659492 m, 26072 m/sec, 791322 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/647 22/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 793928 m, 26887 m/sec, 950814 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/647 25/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 924298 m, 26074 m/sec, 1107221 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/647 28/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 1051891 m, 25518 m/sec, 1262354 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/647 32/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 1177938 m, 25209 m/sec, 1417814 t fired, .
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 21 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02
lola: time limit : 796 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02
lola: result : true
lola: markings : 2415
lola: fired transitions : 2910
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01
lola: time limit : 1061 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01
lola: result : false
lola: markings : 1733
lola: fired transitions : 1786
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00
lola: time limit : 1592 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 4/1592 4/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 127758 m, 25551 m/sec, 150308 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 9/1592 8/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 262264 m, 26901 m/sec, 310238 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 14/1592 11/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 394574 m, 26462 m/sec, 468897 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 19/1592 14/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 523829 m, 25851 m/sec, 626717 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 24/1592 18/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 654274 m, 26089 m/sec, 785070 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 29/1592 22/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 789715 m, 27088 m/sec, 945819 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 34/1592 25/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 921369 m, 26330 m/sec, 1103587 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 39/1592 28/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 1049914 m, 25709 m/sec, 1259894 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 44/1592 31/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 1175502 m, 25117 m/sec, 1414869 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 1 0 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 23 (type EXCL) for 18 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07
lola: time limit : 3135 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/3135 2/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 61250 m, 12250 m/sec, 196397 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/3135 4/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 125459 m, 12841 m/sec, 402987 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/3135 6/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 189891 m, 12886 m/sec, 610505 t fired, .
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/3135 7/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 253473 m, 12716 m/sec, 815769 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/3135 9/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 317053 m, 12716 m/sec, 1021508 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/3135 10/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 380567 m, 12702 m/sec, 1227308 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/3135 12/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 442711 m, 12428 m/sec, 1430441 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/3135 13/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 504831 m, 12424 m/sec, 1633237 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/3135 15/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 568181 m, 12670 m/sec, 1837781 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/3135 17/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 632126 m, 12789 m/sec, 2043593 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/3135 19/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 695517 m, 12678 m/sec, 2248143 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/3135 20/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 758861 m, 12668 m/sec, 2452972 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/3135 22/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 821977 m, 12623 m/sec, 2657382 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/3135 23/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 884256 m, 12455 m/sec, 2860223 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 75/3135 25/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 945873 m, 12323 m/sec, 3061776 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 80/3135 26/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 1008053 m, 12436 m/sec, 3264529 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 85/3135 28/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 1071658 m, 12721 m/sec, 3469422 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 90/3135 30/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 1134689 m, 12606 m/sec, 3672543 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 1 0 2 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 95/3135 31/32 MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 1197638 m, 12589 m/sec, 3875723 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 23 (type EXCL) for MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ 0 0 0 0 2 0 2 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-00: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-01: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-02: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-03: F false state space / EG
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-04: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-05: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-07: DISJ unknown DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-08: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-09: DISJ true DISJ
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-10: CTL unknown AGGR
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-11: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-12: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-14: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S24C05-CTLFireability-15: CTL false CTL model checker
Time elapsed: 565 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S24C05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MultiCrashLeafsetExtension-PT-S24C05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416600826"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S24C05.tgz
mv MultiCrashLeafsetExtension-PT-S24C05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;