MCC'2023- Execution of r231-tall-167856416500770

About the Execution of LoLa+red for MultiCrashLeafsetExtension-PT-S16C05

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
3942.443	659013.00	713180.00	1786.60	FFTFTTTTTFFFTTFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416500770.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is MultiCrashLeafsetExtension-PT-S16C05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416500770
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.0M
-rw-r--r-- 1 mcc users 14K Feb 26 02:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 02:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.8K Feb 26 02:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 02:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.8K Feb 25 16:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 02:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Feb 26 02:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 02:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 26 02:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.5K Feb 25 16:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 4.6M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-02
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-14
FORMULA_NAME MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679487859992

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=MultiCrashLeafsetExtension-PT-S16C05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 12:24:21] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 12:24:21] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 12:24:21] [INFO ] Load time of PNML (sax parser for PT used): 249 ms
[2023-03-22 12:24:21] [INFO ] Transformed 4914 places.
[2023-03-22 12:24:21] [INFO ] Transformed 6913 transitions.
[2023-03-22 12:24:21] [INFO ] Parsed PT model containing 4914 places and 6913 transitions and 26710 arcs in 342 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 159 out of 4914 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 4914/4914 places, 6913/6913 transitions.
Reduce places removed 30 places and 0 transitions.
Iterating post reduction 0 with 30 rules applied. Total rules applied 30 place count 4884 transition count 6913
Discarding 1329 places :
Symmetric choice reduction at 1 with 1329 rule applications. Total rules 1359 place count 3555 transition count 5584
Iterating global reduction 1 with 1329 rules applied. Total rules applied 2688 place count 3555 transition count 5584
Discarding 1157 places :
Symmetric choice reduction at 1 with 1157 rule applications. Total rules 3845 place count 2398 transition count 4427
Iterating global reduction 1 with 1157 rules applied. Total rules applied 5002 place count 2398 transition count 4427
Discarding 189 places :
Symmetric choice reduction at 1 with 189 rule applications. Total rules 5191 place count 2209 transition count 3482
Iterating global reduction 1 with 189 rules applied. Total rules applied 5380 place count 2209 transition count 3482
Applied a total of 5380 rules in 1163 ms. Remains 2209 /4914 variables (removed 2705) and now considering 3482/6913 (removed 3431) transitions.
[2023-03-22 12:24:23] [INFO ] Flow matrix only has 3210 transitions (discarded 272 similar events)
// Phase 1: matrix 3210 rows 2209 cols
[2023-03-22 12:24:23] [INFO ] Computed 505 place invariants in 138 ms
[2023-03-22 12:24:25] [INFO ] Implicit Places using invariants in 2060 ms returned [4, 8, 12, 16, 20, 22, 29, 36, 45, 56, 69, 84, 102, 118, 120, 122, 124, 128, 141, 152, 164, 171, 177, 180, 203, 210, 213, 214, 215, 216, 217, 218, 226, 233, 242, 253, 280, 294, 295, 296, 297, 298, 299, 311, 320, 328, 333, 336, 338, 361, 368, 371, 372, 373, 374, 375, 376, 378, 381, 386, 393, 402, 413, 425, 437, 439, 440, 441, 442, 453, 460, 465, 468, 470, 472, 495, 502, 505, 506, 508, 509, 510, 512, 514, 518, 525, 532, 541, 551, 561, 564, 565, 566, 576, 582, 586, 588, 590, 593, 623, 626, 627, 628, 629, 631, 636, 638, 642, 645, 650, 657, 665, 673, 674, 675, 678, 683, 689, 691, 693, 695, 700, 723, 730, 734, 735, 736, 737, 738, 742, 744, 746, 748, 751, 756, 762, 768, 770, 771, 773, 776, 778, 783, 785, 787, 791, 814, 821, 824, 825, 826, 827, 829, 834, 836, 838, 840, 842, 845, 849, 854, 855, 856, 857, 858, 861, 863, 865, 867, 870, 875, 901, 908, 911, 912, 913, 914, 915, 916, 918, 922, 924, 927, 929, 931, 934, 935, 937, 938, 939, 941, 943, 948, 950, 952, 954, 977, 979, 983, 986, 987, 988, 989, 990, 991, 993, 995, 997, 999, 1001, 1003, 1005, 1008, 1009, 1010, 1011, 1013, 1015, 1017, 1019, 1021, 1023, 1025, 1058, 1061, 1063, 1065, 1066, 1071, 1073, 1077, 1079, 1081, 1083, 1085, 1088, 1089, 1092, 1093, 1095, 1102, 1104, 1106, 1108, 1110, 1133, 1140, 1143, 1144, 1145, 1146, 1147, 1148, 1150, 1152, 1154, 1156, 1158, 1160, 1163, 1169, 1170, 1171, 1173, 1177, 1179, 1182, 1187, 1189, 1191, 1223, 1226, 1227, 1229, 1230, 1231, 1233, 1235, 1237, 1239, 1241, 1244, 1251, 1258, 1259, 1260, 1262, 1263, 1270, 1273, 1275, 1278, 1280, 1282, 1312, 1315, 1316, 1317, 1318, 1319, 1320, 1322, 1324, 1326, 1328, 1331, 1336, 1352, 1353, 1355, 1356, 1357, 1364, 1369, 1372, 1374, 1376, 1378, 1404, 1411, 1414, 1416, 1417, 1418, 1419, 1421, 1423, 1425, 1431, 1436, 1443, 1452, 1463, 1467, 1468, 1477, 1489, 1492, 1496, 1501, 1527, 1534, 1537, 1538, 1540, 1541, 1542, 1544, 1546, 1549, 1554, 1561, 1570, 1584, 1597, 1598, 1599, 1600, 1601, 1602, 1614, 1623, 1631, 1636, 1639, 1641, 1664, 1671, 1674, 1675, 1676, 1677, 1678, 1679, 1681, 1684, 1689, 1696, 1705, 1716, 1729, 1744, 1745, 1746, 1747, 1748, 1749, 1762, 1773, 1782, 1789, 1794, 1797, 1820, 1822, 1826, 1829, 1830, 1831, 1832, 1833, 1834, 1837, 1842, 1849, 1859, 1870, 1884, 1899, 1916, 1917, 1918, 1920, 1921, 1939, 1952, 1963, 1972, 1979, 1984, 2008]
Discarding 421 places :
Implicit Place search using SMT only with invariants took 2100 ms to find 421 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1788/4914 places, 3482/6913 transitions.
Discarding 129 places :
Symmetric choice reduction at 0 with 129 rule applications. Total rules 129 place count 1659 transition count 3353
Iterating global reduction 0 with 129 rules applied. Total rules applied 258 place count 1659 transition count 3353
Discarding 126 places :
Symmetric choice reduction at 0 with 126 rule applications. Total rules 384 place count 1533 transition count 3227
Iterating global reduction 0 with 126 rules applied. Total rules applied 510 place count 1533 transition count 3227
Discarding 122 places :
Symmetric choice reduction at 0 with 122 rule applications. Total rules 632 place count 1411 transition count 3105
Iterating global reduction 0 with 122 rules applied. Total rules applied 754 place count 1411 transition count 3105
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 760 place count 1405 transition count 3075
Iterating global reduction 0 with 6 rules applied. Total rules applied 766 place count 1405 transition count 3075
Applied a total of 766 rules in 203 ms. Remains 1405 /1788 variables (removed 383) and now considering 3075/3482 (removed 407) transitions.
[2023-03-22 12:24:25] [INFO ] Flow matrix only has 2803 transitions (discarded 272 similar events)
// Phase 1: matrix 2803 rows 1405 cols
[2023-03-22 12:24:25] [INFO ] Computed 84 place invariants in 61 ms
[2023-03-22 12:24:26] [INFO ] Implicit Places using invariants in 1039 ms returned [189]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 1048 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 1404/4914 places, 3075/6913 transitions.
Applied a total of 0 rules in 42 ms. Remains 1404 /1404 variables (removed 0) and now considering 3075/3075 (removed 0) transitions.
Finished structural reductions in LTL mode , in 3 iterations and 4557 ms. Remains : 1404/4914 places, 3075/6913 transitions.
Support contains 159 out of 1404 places after structural reductions.
[2023-03-22 12:24:26] [INFO ] Flatten gal took : 212 ms
[2023-03-22 12:24:26] [INFO ] Flatten gal took : 116 ms
[2023-03-22 12:24:27] [INFO ] Input system was already deterministic with 3075 transitions.
Support contains 145 out of 1404 places (down from 159) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 192 resets, run finished after 488 ms. (steps per millisecond=20 ) properties (out of 75) seen :22
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 53) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 52) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 52) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 51) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 50) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 49) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 48) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 47) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1000 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 46) seen :1
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Running SMT prover for 45 properties.
[2023-03-22 12:24:28] [INFO ] Flow matrix only has 2803 transitions (discarded 272 similar events)
// Phase 1: matrix 2803 rows 1404 cols
[2023-03-22 12:24:28] [INFO ] Computed 83 place invariants in 36 ms
[2023-03-22 12:24:29] [INFO ] [Real]Absence check using 31 positive place invariants in 17 ms returned sat
[2023-03-22 12:24:29] [INFO ] [Real]Absence check using 31 positive and 52 generalized place invariants in 34 ms returned sat
[2023-03-22 12:24:31] [INFO ] After 880ms SMT Verify possible using state equation in real domain returned unsat :8 sat :2 real:35
[2023-03-22 12:24:31] [INFO ] State equation strengthened by 1126 read => feed constraints.
[2023-03-22 12:24:31] [INFO ] After 386ms SMT Verify possible using 1126 Read/Feed constraints in real domain returned unsat :8 sat :0 real:37
[2023-03-22 12:24:31] [INFO ] After 3576ms SMT Verify possible using all constraints in real domain returned unsat :8 sat :0 real:37
[2023-03-22 12:24:33] [INFO ] [Nat]Absence check using 31 positive place invariants in 17 ms returned sat
[2023-03-22 12:24:33] [INFO ] [Nat]Absence check using 31 positive and 52 generalized place invariants in 33 ms returned sat
[2023-03-22 12:24:38] [INFO ] After 4930ms SMT Verify possible using state equation in natural domain returned unsat :8 sat :37
[2023-03-22 12:24:50] [INFO ] After 11333ms SMT Verify possible using 1126 Read/Feed constraints in natural domain returned unsat :13 sat :32
[2023-03-22 12:24:51] [INFO ] Deduced a trap composed of 381 places in 643 ms of which 8 ms to minimize.
[2023-03-22 12:24:51] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 824 ms
[2023-03-22 12:24:52] [INFO ] Deduced a trap composed of 250 places in 625 ms of which 2 ms to minimize.
[2023-03-22 12:24:53] [INFO ] Deduced a trap composed of 380 places in 684 ms of which 7 ms to minimize.
[2023-03-22 12:24:53] [INFO ] Deduced a trap composed of 478 places in 643 ms of which 3 ms to minimize.
[2023-03-22 12:24:53] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 2447 ms
[2023-03-22 12:24:55] [INFO ] Deduced a trap composed of 323 places in 646 ms of which 2 ms to minimize.
[2023-03-22 12:24:55] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 806 ms
[2023-03-22 12:24:56] [INFO ] Deduced a trap composed of 192 places in 678 ms of which 1 ms to minimize.
[2023-03-22 12:24:57] [INFO ] Deduced a trap composed of 187 places in 638 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 12:24:57] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 12:24:57] [INFO ] After 25529ms SMT Verify possible using all constraints in natural domain returned unsat :8 sat :0 real:37
Fused 45 Parikh solutions to 32 different solutions.
Parikh walk visited 0 properties in 73 ms.
Support contains 61 out of 1404 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Drop transitions removed 19 transitions
Trivial Post-agglo rules discarded 19 transitions
Performed 19 trivial Post agglomeration. Transition count delta: 19
Iterating post reduction 0 with 19 rules applied. Total rules applied 19 place count 1404 transition count 3056
Reduce places removed 19 places and 0 transitions.
Iterating post reduction 1 with 19 rules applied. Total rules applied 38 place count 1385 transition count 3056
Performed 29 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 29 Pre rules applied. Total rules applied 38 place count 1385 transition count 3027
Deduced a syphon composed of 29 places in 1 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 2 with 58 rules applied. Total rules applied 96 place count 1356 transition count 3027
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 121 place count 1331 transition count 2954
Iterating global reduction 2 with 25 rules applied. Total rules applied 146 place count 1331 transition count 2954
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 146 place count 1331 transition count 2952
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 150 place count 1329 transition count 2952
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 160 place count 1319 transition count 2914
Iterating global reduction 2 with 10 rules applied. Total rules applied 170 place count 1319 transition count 2914
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 172 place count 1317 transition count 2904
Iterating global reduction 2 with 2 rules applied. Total rules applied 174 place count 1317 transition count 2904
Performed 29 Post agglomeration using F-continuation condition.Transition count delta: 29
Deduced a syphon composed of 29 places in 4 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 2 with 58 rules applied. Total rules applied 232 place count 1288 transition count 2875
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 243 place count 1277 transition count 2864
Iterating global reduction 2 with 11 rules applied. Total rules applied 254 place count 1277 transition count 2864
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 264 place count 1267 transition count 2814
Iterating global reduction 2 with 10 rules applied. Total rules applied 274 place count 1267 transition count 2814
Free-agglomeration rule (complex) applied 87 times.
Iterating global reduction 2 with 87 rules applied. Total rules applied 361 place count 1267 transition count 2727
Reduce places removed 87 places and 0 transitions.
Iterating post reduction 2 with 87 rules applied. Total rules applied 448 place count 1180 transition count 2727
Partial Free-agglomeration rule applied 21 times.
Drop transitions removed 21 transitions
Iterating global reduction 3 with 21 rules applied. Total rules applied 469 place count 1180 transition count 2727
Applied a total of 469 rules in 652 ms. Remains 1180 /1404 variables (removed 224) and now considering 2727/3075 (removed 348) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 653 ms. Remains : 1180/1404 places, 2727/3075 transitions.
Incomplete random walk after 10000 steps, including 286 resets, run finished after 512 ms. (steps per millisecond=19 ) properties (out of 32) seen :5
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 27) seen :1
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 26) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 26) seen :0
Running SMT prover for 26 properties.
[2023-03-22 12:24:58] [INFO ] Flow matrix only has 2370 transitions (discarded 357 similar events)
// Phase 1: matrix 2370 rows 1180 cols
[2023-03-22 12:24:58] [INFO ] Computed 83 place invariants in 29 ms
[2023-03-22 12:24:59] [INFO ] [Real]Absence check using 33 positive place invariants in 28 ms returned sat
[2023-03-22 12:24:59] [INFO ] [Real]Absence check using 33 positive and 50 generalized place invariants in 16 ms returned sat
[2023-03-22 12:25:02] [INFO ] After 3941ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:26
[2023-03-22 12:25:03] [INFO ] [Nat]Absence check using 33 positive place invariants in 31 ms returned sat
[2023-03-22 12:25:03] [INFO ] [Nat]Absence check using 33 positive and 50 generalized place invariants in 16 ms returned sat
[2023-03-22 12:25:07] [INFO ] After 3067ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :26
[2023-03-22 12:25:07] [INFO ] State equation strengthened by 1002 read => feed constraints.
[2023-03-22 12:25:14] [INFO ] After 7876ms SMT Verify possible using 1002 Read/Feed constraints in natural domain returned unsat :0 sat :26
[2023-03-22 12:25:15] [INFO ] Deduced a trap composed of 244 places in 498 ms of which 1 ms to minimize.
[2023-03-22 12:25:16] [INFO ] Deduced a trap composed of 285 places in 491 ms of which 1 ms to minimize.
[2023-03-22 12:25:16] [INFO ] Deduced a trap composed of 200 places in 487 ms of which 1 ms to minimize.
[2023-03-22 12:25:16] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 1756 ms
[2023-03-22 12:25:17] [INFO ] Deduced a trap composed of 179 places in 474 ms of which 1 ms to minimize.
[2023-03-22 12:25:17] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 633 ms
[2023-03-22 12:25:18] [INFO ] Deduced a trap composed of 217 places in 485 ms of which 2 ms to minimize.
[2023-03-22 12:25:19] [INFO ] Deduced a trap composed of 272 places in 519 ms of which 1 ms to minimize.
[2023-03-22 12:25:19] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 1364 ms
[2023-03-22 12:25:20] [INFO ] Deduced a trap composed of 203 places in 525 ms of which 1 ms to minimize.
[2023-03-22 12:25:20] [INFO ] Deduced a trap composed of 174 places in 495 ms of which 1 ms to minimize.
[2023-03-22 12:25:21] [INFO ] Deduced a trap composed of 203 places in 531 ms of which 1 ms to minimize.
[2023-03-22 12:25:22] [INFO ] Deduced a trap composed of 185 places in 475 ms of which 1 ms to minimize.
[2023-03-22 12:25:22] [INFO ] Deduced a trap composed of 191 places in 510 ms of which 1 ms to minimize.
[2023-03-22 12:25:23] [INFO ] Deduced a trap composed of 250 places in 491 ms of which 2 ms to minimize.
[2023-03-22 12:25:23] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 3594 ms
[2023-03-22 12:25:25] [INFO ] Deduced a trap composed of 208 places in 544 ms of which 1 ms to minimize.
[2023-03-22 12:25:25] [INFO ] Deduced a trap composed of 213 places in 529 ms of which 1 ms to minimize.
[2023-03-22 12:25:26] [INFO ] Deduced a trap composed of 170 places in 480 ms of which 1 ms to minimize.
[2023-03-22 12:25:26] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 1884 ms
[2023-03-22 12:25:27] [INFO ] Deduced a trap composed of 165 places in 515 ms of which 1 ms to minimize.
[2023-03-22 12:25:27] [INFO ] Deduced a trap composed of 238 places in 526 ms of which 1 ms to minimize.
[2023-03-22 12:25:28] [INFO ] Deduced a trap composed of 186 places in 524 ms of which 2 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 12:25:28] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 12:25:28] [INFO ] After 25437ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:26
Parikh walk visited 0 properties in 47 ms.
Support contains 50 out of 1180 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1180/1180 places, 2727/2727 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 1180 transition count 2724
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 1 with 3 rules applied. Total rules applied 6 place count 1177 transition count 2724
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 6 place count 1177 transition count 2723
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 8 place count 1176 transition count 2723
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 11 place count 1173 transition count 2712
Iterating global reduction 2 with 3 rules applied. Total rules applied 14 place count 1173 transition count 2712
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 15 place count 1172 transition count 2707
Iterating global reduction 2 with 1 rules applied. Total rules applied 16 place count 1172 transition count 2707
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 2 with 4 rules applied. Total rules applied 20 place count 1172 transition count 2707
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 23 place count 1169 transition count 2704
Iterating global reduction 2 with 3 rules applied. Total rules applied 26 place count 1169 transition count 2704
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 29 place count 1166 transition count 2689
Iterating global reduction 2 with 3 rules applied. Total rules applied 32 place count 1166 transition count 2689
Applied a total of 32 rules in 316 ms. Remains 1166 /1180 variables (removed 14) and now considering 2689/2727 (removed 38) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 317 ms. Remains : 1166/1180 places, 2689/2727 transitions.
Incomplete random walk after 10000 steps, including 288 resets, run finished after 359 ms. (steps per millisecond=27 ) properties (out of 26) seen :1
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :1
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Interrupted probabilistic random walk after 57608 steps, run timeout after 3001 ms. (steps per millisecond=19 ) properties seen :{2=1, 7=1, 8=1, 13=1, 14=1, 21=1}
Probabilistic random walk after 57608 steps, saw 25509 distinct states, run finished after 3002 ms. (steps per millisecond=19 ) properties seen :6
Running SMT prover for 18 properties.
[2023-03-22 12:25:32] [INFO ] Flow matrix only has 2332 transitions (discarded 357 similar events)
// Phase 1: matrix 2332 rows 1166 cols
[2023-03-22 12:25:32] [INFO ] Computed 83 place invariants in 25 ms
[2023-03-22 12:25:32] [INFO ] [Real]Absence check using 33 positive place invariants in 27 ms returned sat
[2023-03-22 12:25:32] [INFO ] [Real]Absence check using 33 positive and 50 generalized place invariants in 13 ms returned sat
[2023-03-22 12:25:35] [INFO ] After 2010ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:16
[2023-03-22 12:25:35] [INFO ] State equation strengthened by 978 read => feed constraints.
[2023-03-22 12:25:35] [INFO ] After 248ms SMT Verify possible using 978 Read/Feed constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-22 12:25:35] [INFO ] After 3083ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-22 12:25:35] [INFO ] [Nat]Absence check using 33 positive place invariants in 26 ms returned sat
[2023-03-22 12:25:35] [INFO ] [Nat]Absence check using 33 positive and 50 generalized place invariants in 14 ms returned sat
[2023-03-22 12:25:38] [INFO ] After 1988ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-22 12:25:42] [INFO ] After 4552ms SMT Verify possible using 978 Read/Feed constraints in natural domain returned unsat :0 sat :18
[2023-03-22 12:25:43] [INFO ] Deduced a trap composed of 289 places in 494 ms of which 1 ms to minimize.
[2023-03-22 12:25:44] [INFO ] Deduced a trap composed of 122 places in 511 ms of which 1 ms to minimize.
[2023-03-22 12:25:44] [INFO ] Deduced a trap composed of 122 places in 504 ms of which 1 ms to minimize.
[2023-03-22 12:25:44] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 1798 ms
[2023-03-22 12:25:45] [INFO ] Deduced a trap composed of 198 places in 475 ms of which 1 ms to minimize.
[2023-03-22 12:25:46] [INFO ] Deduced a trap composed of 202 places in 472 ms of which 1 ms to minimize.
[2023-03-22 12:25:47] [INFO ] Deduced a trap composed of 212 places in 430 ms of which 1 ms to minimize.
[2023-03-22 12:25:47] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 2024 ms
[2023-03-22 12:25:48] [INFO ] Deduced a trap composed of 165 places in 461 ms of which 1 ms to minimize.
[2023-03-22 12:25:48] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 589 ms
[2023-03-22 12:25:49] [INFO ] Deduced a trap composed of 124 places in 457 ms of which 1 ms to minimize.
[2023-03-22 12:25:49] [INFO ] Deduced a trap composed of 168 places in 471 ms of which 2 ms to minimize.
[2023-03-22 12:25:50] [INFO ] Deduced a trap composed of 157 places in 479 ms of which 1 ms to minimize.
[2023-03-22 12:25:50] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 1962 ms
[2023-03-22 12:25:51] [INFO ] Deduced a trap composed of 212 places in 453 ms of which 1 ms to minimize.
[2023-03-22 12:25:52] [INFO ] Deduced a trap composed of 191 places in 452 ms of which 1 ms to minimize.
[2023-03-22 12:25:52] [INFO ] Deduced a trap composed of 289 places in 514 ms of which 1 ms to minimize.
[2023-03-22 12:25:53] [INFO ] Deduced a trap composed of 184 places in 453 ms of which 2 ms to minimize.
[2023-03-22 12:25:54] [INFO ] Deduced a trap composed of 169 places in 457 ms of which 1 ms to minimize.
[2023-03-22 12:25:54] [INFO ] Deduced a trap composed of 179 places in 461 ms of which 1 ms to minimize.
[2023-03-22 12:25:55] [INFO ] Deduced a trap composed of 201 places in 452 ms of which 1 ms to minimize.
[2023-03-22 12:25:55] [INFO ] Deduced a trap composed of 190 places in 495 ms of which 1 ms to minimize.
[2023-03-22 12:25:56] [INFO ] Deduced a trap composed of 194 places in 484 ms of which 1 ms to minimize.
[2023-03-22 12:25:57] [INFO ] Deduced a trap composed of 174 places in 478 ms of which 1 ms to minimize.
[2023-03-22 12:25:57] [INFO ] Deduced a trap composed of 192 places in 466 ms of which 1 ms to minimize.
[2023-03-22 12:25:58] [INFO ] Deduced a trap composed of 172 places in 466 ms of which 1 ms to minimize.
[2023-03-22 12:25:58] [INFO ] Deduced a trap composed of 153 places in 466 ms of which 1 ms to minimize.
[2023-03-22 12:25:59] [INFO ] Deduced a trap composed of 154 places in 459 ms of which 1 ms to minimize.
[2023-03-22 12:25:59] [INFO ] Deduced a trap composed of 190 places in 501 ms of which 1 ms to minimize.
[2023-03-22 12:26:00] [INFO ] Deduced a trap composed of 187 places in 476 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 12:26:00] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 12:26:00] [INFO ] After 25156ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:18
Parikh walk visited 0 properties in 7 ms.
Support contains 29 out of 1166 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1166/1166 places, 2689/2689 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 1166 transition count 2688
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 1165 transition count 2688
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 3 Pre rules applied. Total rules applied 2 place count 1165 transition count 2685
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 6 rules applied. Total rules applied 8 place count 1162 transition count 2685
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 12 place count 1158 transition count 2677
Iterating global reduction 2 with 4 rules applied. Total rules applied 16 place count 1158 transition count 2677
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 19 place count 1155 transition count 2662
Iterating global reduction 2 with 3 rules applied. Total rules applied 22 place count 1155 transition count 2662
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 26 place count 1153 transition count 2660
Free-agglomeration rule (complex) applied 61 times.
Iterating global reduction 2 with 61 rules applied. Total rules applied 87 place count 1153 transition count 3495
Reduce places removed 61 places and 0 transitions.
Iterating post reduction 2 with 61 rules applied. Total rules applied 148 place count 1092 transition count 3495
Partial Free-agglomeration rule applied 4 times.
Drop transitions removed 4 transitions
Iterating global reduction 3 with 4 rules applied. Total rules applied 152 place count 1092 transition count 3495
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 153 place count 1091 transition count 3494
Iterating global reduction 3 with 1 rules applied. Total rules applied 154 place count 1091 transition count 3494
Applied a total of 154 rules in 398 ms. Remains 1091 /1166 variables (removed 75) and now considering 3494/2689 (removed -805) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 399 ms. Remains : 1091/1166 places, 3494/2689 transitions.
Incomplete random walk after 10000 steps, including 338 resets, run finished after 401 ms. (steps per millisecond=24 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 4 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 18) seen :0
Interrupted probabilistic random walk after 58450 steps, run timeout after 3001 ms. (steps per millisecond=19 ) properties seen :{}
Probabilistic random walk after 58450 steps, saw 25020 distinct states, run finished after 3002 ms. (steps per millisecond=19 ) properties seen :0
Running SMT prover for 18 properties.
[2023-03-22 12:26:04] [INFO ] Flow matrix only has 3108 transitions (discarded 386 similar events)
// Phase 1: matrix 3108 rows 1091 cols
[2023-03-22 12:26:04] [INFO ] Computed 83 place invariants in 34 ms
[2023-03-22 12:26:04] [INFO ] [Real]Absence check using 33 positive place invariants in 21 ms returned sat
[2023-03-22 12:26:04] [INFO ] [Real]Absence check using 33 positive and 50 generalized place invariants in 14 ms returned sat
[2023-03-22 12:26:07] [INFO ] After 2667ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:16
[2023-03-22 12:26:07] [INFO ] State equation strengthened by 1858 read => feed constraints.
[2023-03-22 12:26:08] [INFO ] After 336ms SMT Verify possible using 1858 Read/Feed constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-22 12:26:08] [INFO ] After 3749ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-22 12:26:08] [INFO ] [Nat]Absence check using 33 positive place invariants in 24 ms returned sat
[2023-03-22 12:26:08] [INFO ] [Nat]Absence check using 33 positive and 50 generalized place invariants in 14 ms returned sat
[2023-03-22 12:26:11] [INFO ] After 2418ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-22 12:26:17] [INFO ] After 5676ms SMT Verify possible using 1858 Read/Feed constraints in natural domain returned unsat :0 sat :18
[2023-03-22 12:26:18] [INFO ] Deduced a trap composed of 195 places in 542 ms of which 1 ms to minimize.
[2023-03-22 12:26:18] [INFO ] Deduced a trap composed of 110 places in 598 ms of which 1 ms to minimize.
[2023-03-22 12:26:18] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 1382 ms
[2023-03-22 12:26:20] [INFO ] Deduced a trap composed of 99 places in 609 ms of which 1 ms to minimize.
[2023-03-22 12:26:21] [INFO ] Deduced a trap composed of 112 places in 620 ms of which 1 ms to minimize.
[2023-03-22 12:26:21] [INFO ] Deduced a trap composed of 108 places in 603 ms of which 1 ms to minimize.
[2023-03-22 12:26:22] [INFO ] Deduced a trap composed of 240 places in 545 ms of which 1 ms to minimize.
[2023-03-22 12:26:23] [INFO ] Deduced a trap composed of 115 places in 616 ms of which 1 ms to minimize.
[2023-03-22 12:26:23] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 3483 ms
[2023-03-22 12:26:24] [INFO ] Deduced a trap composed of 106 places in 589 ms of which 1 ms to minimize.
[2023-03-22 12:26:25] [INFO ] Deduced a trap composed of 108 places in 624 ms of which 1 ms to minimize.
[2023-03-22 12:26:25] [INFO ] Deduced a trap composed of 173 places in 596 ms of which 1 ms to minimize.
[2023-03-22 12:26:27] [INFO ] Deduced a trap composed of 91 places in 620 ms of which 1 ms to minimize.
[2023-03-22 12:26:27] [INFO ] Deduced a trap composed of 120 places in 601 ms of which 1 ms to minimize.
[2023-03-22 12:26:28] [INFO ] Trap strengthening (SAT) tested/added 6/5 trap constraints in 4465 ms
[2023-03-22 12:26:29] [INFO ] Deduced a trap composed of 139 places in 462 ms of which 1 ms to minimize.
[2023-03-22 12:26:30] [INFO ] Deduced a trap composed of 155 places in 476 ms of which 1 ms to minimize.
[2023-03-22 12:26:30] [INFO ] Deduced a trap composed of 139 places in 450 ms of which 1 ms to minimize.
[2023-03-22 12:26:31] [INFO ] Deduced a trap composed of 144 places in 483 ms of which 1 ms to minimize.
[2023-03-22 12:26:32] [INFO ] Deduced a trap composed of 119 places in 463 ms of which 3 ms to minimize.
[2023-03-22 12:26:32] [INFO ] Deduced a trap composed of 128 places in 506 ms of which 2 ms to minimize.
[2023-03-22 12:26:33] [INFO ] Deduced a trap composed of 129 places in 503 ms of which 1 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-22 12:26:33] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-22 12:26:33] [INFO ] After 25102ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:18
Parikh walk visited 0 properties in 65 ms.
Support contains 29 out of 1091 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1091/1091 places, 3494/3494 transitions.
Applied a total of 0 rules in 83 ms. Remains 1091 /1091 variables (removed 0) and now considering 3494/3494 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 83 ms. Remains : 1091/1091 places, 3494/3494 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1091/1091 places, 3494/3494 transitions.
Applied a total of 0 rules in 80 ms. Remains 1091 /1091 variables (removed 0) and now considering 3494/3494 (removed 0) transitions.
[2023-03-22 12:26:33] [INFO ] Flow matrix only has 3108 transitions (discarded 386 similar events)
[2023-03-22 12:26:33] [INFO ] Invariant cache hit.
[2023-03-22 12:26:34] [INFO ] Implicit Places using invariants in 1198 ms returned [7, 8, 180, 289, 318, 352, 353, 371, 406, 430, 446, 467, 477, 496, 503, 537, 544, 545, 554, 555, 583, 597, 604, 618, 631, 651, 658, 681, 709, 710, 711, 724, 743]
Discarding 33 places :
Implicit Place search using SMT only with invariants took 1201 ms to find 33 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 1058/1091 places, 3494/3494 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 1041 transition count 3477
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 1041 transition count 3477
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 51 place count 1024 transition count 3460
Iterating global reduction 0 with 17 rules applied. Total rules applied 68 place count 1024 transition count 3460
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 69 place count 1024 transition count 3459
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 70 place count 1023 transition count 3459
Applied a total of 70 rules in 203 ms. Remains 1023 /1058 variables (removed 35) and now considering 3459/3494 (removed 35) transitions.
[2023-03-22 12:26:35] [INFO ] Flow matrix only has 3073 transitions (discarded 386 similar events)
// Phase 1: matrix 3073 rows 1023 cols
[2023-03-22 12:26:35] [INFO ] Computed 50 place invariants in 26 ms
[2023-03-22 12:26:36] [INFO ] Implicit Places using invariants in 990 ms returned []
[2023-03-22 12:26:36] [INFO ] Flow matrix only has 3073 transitions (discarded 386 similar events)
[2023-03-22 12:26:36] [INFO ] Invariant cache hit.
[2023-03-22 12:26:36] [INFO ] State equation strengthened by 1858 read => feed constraints.
[2023-03-22 12:26:53] [INFO ] Implicit Places using invariants and state equation in 17245 ms returned []
Implicit Place search using SMT with State Equation took 18237 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 1023/1091 places, 3459/3494 transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 19723 ms. Remains : 1023/1091 places, 3459/3494 transitions.
Successfully simplified 13 atomic propositions for a total of 16 simplifications.
[2023-03-22 12:26:53] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-22 12:26:53] [INFO ] Flatten gal took : 85 ms
FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-22 12:26:53] [INFO ] Flatten gal took : 86 ms
[2023-03-22 12:26:53] [INFO ] Input system was already deterministic with 3075 transitions.
Support contains 102 out of 1404 places (down from 108) after GAL structural reductions.
Computed a total of 572 stabilizing places and 1442 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 55 places :
Symmetric choice reduction at 0 with 55 rule applications. Total rules 55 place count 1349 transition count 2956
Iterating global reduction 0 with 55 rules applied. Total rules applied 110 place count 1349 transition count 2956
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 146 place count 1313 transition count 2868
Iterating global reduction 0 with 36 rules applied. Total rules applied 182 place count 1313 transition count 2868
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 203 place count 1292 transition count 2763
Iterating global reduction 0 with 21 rules applied. Total rules applied 224 place count 1292 transition count 2763
Applied a total of 224 rules in 132 ms. Remains 1292 /1404 variables (removed 112) and now considering 2763/3075 (removed 312) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 134 ms. Remains : 1292/1404 places, 2763/3075 transitions.
[2023-03-22 12:26:53] [INFO ] Flatten gal took : 63 ms
[2023-03-22 12:26:53] [INFO ] Flatten gal took : 73 ms
[2023-03-22 12:26:54] [INFO ] Input system was already deterministic with 2763 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 54 places :
Symmetric choice reduction at 0 with 54 rule applications. Total rules 54 place count 1350 transition count 2965
Iterating global reduction 0 with 54 rules applied. Total rules applied 108 place count 1350 transition count 2965
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 145 place count 1313 transition count 2876
Iterating global reduction 0 with 37 rules applied. Total rules applied 182 place count 1313 transition count 2876
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 204 place count 1291 transition count 2766
Iterating global reduction 0 with 22 rules applied. Total rules applied 226 place count 1291 transition count 2766
Applied a total of 226 rules in 134 ms. Remains 1291 /1404 variables (removed 113) and now considering 2766/3075 (removed 309) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 135 ms. Remains : 1291/1404 places, 2766/3075 transitions.
[2023-03-22 12:26:54] [INFO ] Flatten gal took : 59 ms
[2023-03-22 12:26:54] [INFO ] Flatten gal took : 67 ms
[2023-03-22 12:26:54] [INFO ] Input system was already deterministic with 2766 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Drop transitions removed 27 transitions
Trivial Post-agglo rules discarded 27 transitions
Performed 27 trivial Post agglomeration. Transition count delta: 27
Iterating post reduction 0 with 27 rules applied. Total rules applied 27 place count 1404 transition count 3048
Reduce places removed 27 places and 0 transitions.
Iterating post reduction 1 with 27 rules applied. Total rules applied 54 place count 1377 transition count 3048
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 36 Pre rules applied. Total rules applied 54 place count 1377 transition count 3012
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 126 place count 1341 transition count 3012
Discarding 37 places :
Symmetric choice reduction at 2 with 37 rule applications. Total rules 163 place count 1304 transition count 2907
Iterating global reduction 2 with 37 rules applied. Total rules applied 200 place count 1304 transition count 2907
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 200 place count 1304 transition count 2905
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 204 place count 1302 transition count 2905
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 221 place count 1285 transition count 2832
Iterating global reduction 2 with 17 rules applied. Total rules applied 238 place count 1285 transition count 2832
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 240 place count 1283 transition count 2822
Iterating global reduction 2 with 2 rules applied. Total rules applied 242 place count 1283 transition count 2822
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 1 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 308 place count 1250 transition count 2789
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 327 place count 1231 transition count 2770
Iterating global reduction 2 with 19 rules applied. Total rules applied 346 place count 1231 transition count 2770
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 364 place count 1213 transition count 2680
Iterating global reduction 2 with 18 rules applied. Total rules applied 382 place count 1213 transition count 2680
Applied a total of 382 rules in 432 ms. Remains 1213 /1404 variables (removed 191) and now considering 2680/3075 (removed 395) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 434 ms. Remains : 1213/1404 places, 2680/3075 transitions.
[2023-03-22 12:26:55] [INFO ] Flatten gal took : 55 ms
[2023-03-22 12:26:55] [INFO ] Flatten gal took : 58 ms
[2023-03-22 12:26:55] [INFO ] Input system was already deterministic with 2680 transitions.
Incomplete random walk after 10000 steps, including 267 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 54 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 1) seen :0
Finished probabilistic random walk after 374 steps, run visited all 1 properties in 15 ms. (steps per millisecond=24 )
Probabilistic random walk after 374 steps, saw 244 distinct states, run finished after 15 ms. (steps per millisecond=24 ) properties seen :1
FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 57 places :
Symmetric choice reduction at 0 with 57 rule applications. Total rules 57 place count 1347 transition count 2950
Iterating global reduction 0 with 57 rules applied. Total rules applied 114 place count 1347 transition count 2950
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 151 place count 1310 transition count 2861
Iterating global reduction 0 with 37 rules applied. Total rules applied 188 place count 1310 transition count 2861
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 210 place count 1288 transition count 2751
Iterating global reduction 0 with 22 rules applied. Total rules applied 232 place count 1288 transition count 2751
Applied a total of 232 rules in 158 ms. Remains 1288 /1404 variables (removed 116) and now considering 2751/3075 (removed 324) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 159 ms. Remains : 1288/1404 places, 2751/3075 transitions.
[2023-03-22 12:26:55] [INFO ] Flatten gal took : 62 ms
[2023-03-22 12:26:55] [INFO ] Flatten gal took : 69 ms
[2023-03-22 12:26:55] [INFO ] Input system was already deterministic with 2751 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 50 place count 1354 transition count 2969
Iterating global reduction 0 with 50 rules applied. Total rules applied 100 place count 1354 transition count 2969
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 133 place count 1321 transition count 2892
Iterating global reduction 0 with 33 rules applied. Total rules applied 166 place count 1321 transition count 2892
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 186 place count 1301 transition count 2792
Iterating global reduction 0 with 20 rules applied. Total rules applied 206 place count 1301 transition count 2792
Applied a total of 206 rules in 127 ms. Remains 1301 /1404 variables (removed 103) and now considering 2792/3075 (removed 283) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 128 ms. Remains : 1301/1404 places, 2792/3075 transitions.
[2023-03-22 12:26:55] [INFO ] Flatten gal took : 59 ms
[2023-03-22 12:26:55] [INFO ] Flatten gal took : 65 ms
[2023-03-22 12:26:56] [INFO ] Input system was already deterministic with 2792 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 55 places :
Symmetric choice reduction at 0 with 55 rule applications. Total rules 55 place count 1349 transition count 2952
Iterating global reduction 0 with 55 rules applied. Total rules applied 110 place count 1349 transition count 2952
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 145 place count 1314 transition count 2869
Iterating global reduction 0 with 35 rules applied. Total rules applied 180 place count 1314 transition count 2869
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 201 place count 1293 transition count 2764
Iterating global reduction 0 with 21 rules applied. Total rules applied 222 place count 1293 transition count 2764
Applied a total of 222 rules in 147 ms. Remains 1293 /1404 variables (removed 111) and now considering 2764/3075 (removed 311) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 148 ms. Remains : 1293/1404 places, 2764/3075 transitions.
[2023-03-22 12:26:56] [INFO ] Flatten gal took : 56 ms
[2023-03-22 12:26:56] [INFO ] Flatten gal took : 62 ms
[2023-03-22 12:26:56] [INFO ] Input system was already deterministic with 2764 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 56 place count 1348 transition count 2951
Iterating global reduction 0 with 56 rules applied. Total rules applied 112 place count 1348 transition count 2951
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 148 place count 1312 transition count 2867
Iterating global reduction 0 with 36 rules applied. Total rules applied 184 place count 1312 transition count 2867
Discarding 22 places :
Symmetric choice reduction at 0 with 22 rule applications. Total rules 206 place count 1290 transition count 2757
Iterating global reduction 0 with 22 rules applied. Total rules applied 228 place count 1290 transition count 2757
Applied a total of 228 rules in 159 ms. Remains 1290 /1404 variables (removed 114) and now considering 2757/3075 (removed 318) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 159 ms. Remains : 1290/1404 places, 2757/3075 transitions.
[2023-03-22 12:26:56] [INFO ] Flatten gal took : 59 ms
[2023-03-22 12:26:56] [INFO ] Flatten gal took : 66 ms
[2023-03-22 12:26:56] [INFO ] Input system was already deterministic with 2757 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 56 place count 1348 transition count 2951
Iterating global reduction 0 with 56 rules applied. Total rules applied 112 place count 1348 transition count 2951
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 148 place count 1312 transition count 2863
Iterating global reduction 0 with 36 rules applied. Total rules applied 184 place count 1312 transition count 2863
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 204 place count 1292 transition count 2763
Iterating global reduction 0 with 20 rules applied. Total rules applied 224 place count 1292 transition count 2763
Applied a total of 224 rules in 151 ms. Remains 1292 /1404 variables (removed 112) and now considering 2763/3075 (removed 312) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 151 ms. Remains : 1292/1404 places, 2763/3075 transitions.
[2023-03-22 12:26:57] [INFO ] Flatten gal took : 60 ms
[2023-03-22 12:26:57] [INFO ] Flatten gal took : 69 ms
[2023-03-22 12:26:57] [INFO ] Input system was already deterministic with 2763 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Drop transitions removed 24 transitions
Trivial Post-agglo rules discarded 24 transitions
Performed 24 trivial Post agglomeration. Transition count delta: 24
Iterating post reduction 0 with 24 rules applied. Total rules applied 24 place count 1404 transition count 3051
Reduce places removed 24 places and 0 transitions.
Iterating post reduction 1 with 24 rules applied. Total rules applied 48 place count 1380 transition count 3051
Performed 33 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 33 Pre rules applied. Total rules applied 48 place count 1380 transition count 3018
Deduced a syphon composed of 33 places in 1 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 114 place count 1347 transition count 3018
Discarding 34 places :
Symmetric choice reduction at 2 with 34 rule applications. Total rules 148 place count 1313 transition count 2916
Iterating global reduction 2 with 34 rules applied. Total rules applied 182 place count 1313 transition count 2916
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 182 place count 1313 transition count 2915
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 184 place count 1312 transition count 2915
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 198 place count 1298 transition count 2857
Iterating global reduction 2 with 14 rules applied. Total rules applied 212 place count 1298 transition count 2857
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 214 place count 1296 transition count 2847
Iterating global reduction 2 with 2 rules applied. Total rules applied 216 place count 1296 transition count 2847
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 1 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 282 place count 1263 transition count 2814
Discarding 16 places :
Symmetric choice reduction at 2 with 16 rule applications. Total rules 298 place count 1247 transition count 2798
Iterating global reduction 2 with 16 rules applied. Total rules applied 314 place count 1247 transition count 2798
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 329 place count 1232 transition count 2723
Iterating global reduction 2 with 15 rules applied. Total rules applied 344 place count 1232 transition count 2723
Applied a total of 344 rules in 350 ms. Remains 1232 /1404 variables (removed 172) and now considering 2723/3075 (removed 352) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 351 ms. Remains : 1232/1404 places, 2723/3075 transitions.
[2023-03-22 12:26:57] [INFO ] Flatten gal took : 47 ms
[2023-03-22 12:26:57] [INFO ] Flatten gal took : 55 ms
[2023-03-22 12:26:57] [INFO ] Input system was already deterministic with 2723 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 53 places :
Symmetric choice reduction at 0 with 53 rule applications. Total rules 53 place count 1351 transition count 2962
Iterating global reduction 0 with 53 rules applied. Total rules applied 106 place count 1351 transition count 2962
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 141 place count 1316 transition count 2879
Iterating global reduction 0 with 35 rules applied. Total rules applied 176 place count 1316 transition count 2879
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 197 place count 1295 transition count 2774
Iterating global reduction 0 with 21 rules applied. Total rules applied 218 place count 1295 transition count 2774
Applied a total of 218 rules in 148 ms. Remains 1295 /1404 variables (removed 109) and now considering 2774/3075 (removed 301) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 149 ms. Remains : 1295/1404 places, 2774/3075 transitions.
[2023-03-22 12:26:58] [INFO ] Flatten gal took : 55 ms
[2023-03-22 12:26:58] [INFO ] Flatten gal took : 60 ms
[2023-03-22 12:26:58] [INFO ] Input system was already deterministic with 2774 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 28 place count 1404 transition count 3047
Reduce places removed 28 places and 0 transitions.
Iterating post reduction 1 with 28 rules applied. Total rules applied 56 place count 1376 transition count 3047
Performed 36 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 36 Pre rules applied. Total rules applied 56 place count 1376 transition count 3011
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 128 place count 1340 transition count 3011
Discarding 36 places :
Symmetric choice reduction at 2 with 36 rule applications. Total rules 164 place count 1304 transition count 2911
Iterating global reduction 2 with 36 rules applied. Total rules applied 200 place count 1304 transition count 2911
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 200 place count 1304 transition count 2909
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 204 place count 1302 transition count 2909
Discarding 17 places :
Symmetric choice reduction at 2 with 17 rule applications. Total rules 221 place count 1285 transition count 2836
Iterating global reduction 2 with 17 rules applied. Total rules applied 238 place count 1285 transition count 2836
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 240 place count 1283 transition count 2826
Iterating global reduction 2 with 2 rules applied. Total rules applied 242 place count 1283 transition count 2826
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 4 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 2 with 66 rules applied. Total rules applied 308 place count 1250 transition count 2793
Discarding 20 places :
Symmetric choice reduction at 2 with 20 rule applications. Total rules 328 place count 1230 transition count 2773
Iterating global reduction 2 with 20 rules applied. Total rules applied 348 place count 1230 transition count 2773
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 367 place count 1211 transition count 2678
Iterating global reduction 2 with 19 rules applied. Total rules applied 386 place count 1211 transition count 2678
Applied a total of 386 rules in 374 ms. Remains 1211 /1404 variables (removed 193) and now considering 2678/3075 (removed 397) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 375 ms. Remains : 1211/1404 places, 2678/3075 transitions.
[2023-03-22 12:26:58] [INFO ] Flatten gal took : 48 ms
[2023-03-22 12:26:58] [INFO ] Flatten gal took : 56 ms
[2023-03-22 12:26:58] [INFO ] Input system was already deterministic with 2678 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 53 places :
Symmetric choice reduction at 0 with 53 rule applications. Total rules 53 place count 1351 transition count 2958
Iterating global reduction 0 with 53 rules applied. Total rules applied 106 place count 1351 transition count 2958
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 141 place count 1316 transition count 2875
Iterating global reduction 0 with 35 rules applied. Total rules applied 176 place count 1316 transition count 2875
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 197 place count 1295 transition count 2770
Iterating global reduction 0 with 21 rules applied. Total rules applied 218 place count 1295 transition count 2770
Applied a total of 218 rules in 158 ms. Remains 1295 /1404 variables (removed 109) and now considering 2770/3075 (removed 305) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 158 ms. Remains : 1295/1404 places, 2770/3075 transitions.
[2023-03-22 12:26:59] [INFO ] Flatten gal took : 55 ms
[2023-03-22 12:26:59] [INFO ] Flatten gal took : 60 ms
[2023-03-22 12:26:59] [INFO ] Input system was already deterministic with 2770 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 54 places :
Symmetric choice reduction at 0 with 54 rule applications. Total rules 54 place count 1350 transition count 2957
Iterating global reduction 0 with 54 rules applied. Total rules applied 108 place count 1350 transition count 2957
Discarding 34 places :
Symmetric choice reduction at 0 with 34 rule applications. Total rules 142 place count 1316 transition count 2875
Iterating global reduction 0 with 34 rules applied. Total rules applied 176 place count 1316 transition count 2875
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 197 place count 1295 transition count 2770
Iterating global reduction 0 with 21 rules applied. Total rules applied 218 place count 1295 transition count 2770
Applied a total of 218 rules in 155 ms. Remains 1295 /1404 variables (removed 109) and now considering 2770/3075 (removed 305) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 155 ms. Remains : 1295/1404 places, 2770/3075 transitions.
[2023-03-22 12:26:59] [INFO ] Flatten gal took : 59 ms
[2023-03-22 12:26:59] [INFO ] Flatten gal took : 61 ms
[2023-03-22 12:26:59] [INFO ] Input system was already deterministic with 2770 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1404/1404 places, 3075/3075 transitions.
Discarding 55 places :
Symmetric choice reduction at 0 with 55 rule applications. Total rules 55 place count 1349 transition count 2956
Iterating global reduction 0 with 55 rules applied. Total rules applied 110 place count 1349 transition count 2956
Discarding 36 places :
Symmetric choice reduction at 0 with 36 rule applications. Total rules 146 place count 1313 transition count 2868
Iterating global reduction 0 with 36 rules applied. Total rules applied 182 place count 1313 transition count 2868
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 203 place count 1292 transition count 2763
Iterating global reduction 0 with 21 rules applied. Total rules applied 224 place count 1292 transition count 2763
Applied a total of 224 rules in 124 ms. Remains 1292 /1404 variables (removed 112) and now considering 2763/3075 (removed 312) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 124 ms. Remains : 1292/1404 places, 2763/3075 transitions.
[2023-03-22 12:26:59] [INFO ] Flatten gal took : 55 ms
[2023-03-22 12:27:00] [INFO ] Flatten gal took : 59 ms
[2023-03-22 12:27:00] [INFO ] Input system was already deterministic with 2763 transitions.
[2023-03-22 12:27:00] [INFO ] Flatten gal took : 95 ms
[2023-03-22 12:27:00] [INFO ] Flatten gal took : 67 ms
[2023-03-22 12:27:00] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 9 ms.
[2023-03-22 12:27:00] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1404 places, 3075 transitions and 13488 arcs took 18 ms.
Total runtime 158963 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT MultiCrashLeafsetExtension-PT-S16C05
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679488519005

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 71 (type EXCL) for 34 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 0 0 0 4 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 1 0 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 0 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 0 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 1/171 1/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 15155 m, 3031 m/sec, 18511 t fired, .

Time elapsed: 8 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 13
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 74 (type FNDP) for 3 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 3 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 78 (type SRCH) for 3 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 74 (type FNDP) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 76 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01 (obsolete)
lola: CANCELED task # 78 (type SRCH) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01 (obsolete)
lola: FINISHED task # 78 (type SRCH) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/376/CTLFireability-76.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 76 (type EQUN) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 6/199 2/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 89543 m, 14877 m/sec, 111258 t fired, .

Time elapsed: 13 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 11/199 2/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 166027 m, 15296 m/sec, 207044 t fired, .

Time elapsed: 18 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 16/199 3/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 240877 m, 14970 m/sec, 301812 t fired, .

Time elapsed: 23 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 21/199 4/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 315324 m, 14889 m/sec, 396381 t fired, .

Time elapsed: 28 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 26/199 5/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 391034 m, 15142 m/sec, 491397 t fired, .

Time elapsed: 33 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 31/199 5/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 466229 m, 15039 m/sec, 586559 t fired, .

Time elapsed: 38 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 36/199 6/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 540217 m, 14797 m/sec, 680971 t fired, .

Time elapsed: 43 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 41/199 7/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 615823 m, 15121 m/sec, 776250 t fired, .

Time elapsed: 48 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 46/199 8/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 690924 m, 15020 m/sec, 871947 t fired, .

Time elapsed: 53 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 51/199 8/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 765265 m, 14868 m/sec, 966495 t fired, .

Time elapsed: 58 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 56/199 9/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 838619 m, 14670 m/sec, 1060339 t fired, .

Time elapsed: 63 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 61/199 9/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 912445 m, 14765 m/sec, 1154708 t fired, .

Time elapsed: 68 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 66/199 10/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 986096 m, 14730 m/sec, 1249548 t fired, .

Time elapsed: 73 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 71/199 11/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 1059656 m, 14712 m/sec, 1344374 t fired, .

Time elapsed: 78 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 76/199 12/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 1133654 m, 14799 m/sec, 1440271 t fired, .

Time elapsed: 83 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 1 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
71 EXEF EXCL 81/199 12/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 1208372 m, 14943 m/sec, 1536997 t fired, .

Time elapsed: 88 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 71 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07
lola: result : false
lola: markings : 1229621
lola: fired transitions : 1564706
lola: time used : 82.000000
lola: memory pages used : 13
lola: LAUNCH task # 69 (type EXCL) for 68 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13
lola: time limit : 206 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 4/206 2/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 197786 m, 39557 m/sec, 249459 t fired, .

Time elapsed: 93 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 9/206 5/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 472562 m, 54955 m/sec, 602135 t fired, .

Time elapsed: 98 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 14/206 8/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 751412 m, 55770 m/sec, 957120 t fired, .

Time elapsed: 103 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 19/206 11/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 1021507 m, 54019 m/sec, 1304324 t fired, .

Time elapsed: 108 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 24/206 13/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 1290197 m, 53738 m/sec, 1651337 t fired, .

Time elapsed: 113 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 29/206 16/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 1559734 m, 53907 m/sec, 1999160 t fired, .

Time elapsed: 118 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 34/206 18/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 1825231 m, 53099 m/sec, 2344896 t fired, .

Time elapsed: 123 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 39/206 21/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13 2090834 m, 53120 m/sec, 2692372 t fired, .

Time elapsed: 128 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 69 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13
lola: result : true
lola: markings : 2189718
lola: fired transitions : 2822499
lola: time used : 41.000000
lola: memory pages used : 22
lola: LAUNCH task # 66 (type EXCL) for 65 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12
lola: time limit : 216 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 3/216 2/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 92886 m, 18577 m/sec, 301710 t fired, .

Time elapsed: 133 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 8/216 3/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 236765 m, 28775 m/sec, 770879 t fired, .

Time elapsed: 138 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 13/216 4/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 378864 m, 28419 m/sec, 1236845 t fired, .

Time elapsed: 143 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 18/216 6/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 522603 m, 28747 m/sec, 1707700 t fired, .

Time elapsed: 148 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 23/216 8/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 666849 m, 28849 m/sec, 2178590 t fired, .

Time elapsed: 153 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 28/216 9/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 808791 m, 28388 m/sec, 2644865 t fired, .

Time elapsed: 158 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 33/216 10/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 950778 m, 28397 m/sec, 3109973 t fired, .

Time elapsed: 163 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 38/216 11/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 1089042 m, 27652 m/sec, 3564902 t fired, .

Time elapsed: 168 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 43/216 12/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 1228983 m, 27988 m/sec, 4025047 t fired, .

Time elapsed: 173 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 48/216 14/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 1370067 m, 28216 m/sec, 4488128 t fired, .

Time elapsed: 178 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 53/216 15/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 1509012 m, 27789 m/sec, 4944879 t fired, .

Time elapsed: 183 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 58/216 16/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 1644575 m, 27112 m/sec, 5391442 t fired, .

Time elapsed: 188 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 63/216 18/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 1782823 m, 27649 m/sec, 5848206 t fired, .

Time elapsed: 193 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 68/216 19/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 1918525 m, 27140 m/sec, 6296229 t fired, .

Time elapsed: 198 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 3 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
66 CTL EXCL 73/216 21/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12 2057331 m, 27761 m/sec, 6755024 t fired, .

Time elapsed: 203 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 66 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12
lola: result : true
lola: markings : 2189718
lola: fired transitions : 7193799
lola: time used : 78.000000
lola: memory pages used : 22
lola: LAUNCH task # 61 (type EXCL) for 58 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11
lola: time limit : 226 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 44 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09
lola: time limit : 242 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 0/242 1/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 10950 m, 2190 m/sec, 24505 t fired, .

Time elapsed: 208 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 5/242 3/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 235545 m, 44919 m/sec, 532907 t fired, .

Time elapsed: 213 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 10/242 5/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 453584 m, 43607 m/sec, 1031138 t fired, .

Time elapsed: 218 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 15/242 8/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 677031 m, 44689 m/sec, 1538417 t fired, .

Time elapsed: 223 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 20/242 10/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 896536 m, 43901 m/sec, 2040374 t fired, .

Time elapsed: 228 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 25/242 12/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 1109456 m, 42584 m/sec, 2528013 t fired, .

Time elapsed: 233 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 30/242 13/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 1325287 m, 43166 m/sec, 3021993 t fired, .

Time elapsed: 238 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 35/242 16/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 1539447 m, 42832 m/sec, 3512552 t fired, .

Time elapsed: 243 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 40/242 17/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 1750708 m, 42252 m/sec, 3998348 t fired, .

Time elapsed: 248 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 45/242 19/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 1962122 m, 42282 m/sec, 4486205 t fired, .

Time elapsed: 253 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 2 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 CTL EXCL 50/242 22/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 2175002 m, 42576 m/sec, 4978155 t fired, .

Time elapsed: 258 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 53 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09
lola: result : true
lola: markings : 2189717
lola: fired transitions : 5012285
lola: time used : 50.000000
lola: memory pages used : 22
lola: LAUNCH task # 51 (type EXCL) for 44 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09
lola: result : true
lola: markings : 783
lola: fired transitions : 1569
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 44 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09
lola: time limit : 278 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ 0 0 1 0 5 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/278 3/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09 299548 m, 59909 m/sec, 395981 t fired, .

Time elapsed: 263 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 47 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09
lola: result : false
lola: markings : 471501
lola: fired transitions : 627475
lola: time used : 8.000000
lola: memory pages used : 5
lola: LAUNCH task # 32 (type EXCL) for 31 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06
lola: time limit : 303 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 2/303 1/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 53001 m, 10600 m/sec, 224757 t fired, .

Time elapsed: 268 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 7/303 2/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 168011 m, 23002 m/sec, 714912 t fired, .

Time elapsed: 273 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 12/303 3/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 282327 m, 22863 m/sec, 1202452 t fired, .

Time elapsed: 278 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 17/303 4/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 395616 m, 22657 m/sec, 1687718 t fired, .

Time elapsed: 283 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 22/303 6/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 510112 m, 22899 m/sec, 2177668 t fired, .

Time elapsed: 288 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 27/303 7/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 626044 m, 23186 m/sec, 2671856 t fired, .

Time elapsed: 293 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 32/303 8/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 738529 m, 22497 m/sec, 3153167 t fired, .

Time elapsed: 298 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 37/303 10/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 851299 m, 22554 m/sec, 3637049 t fired, .

Time elapsed: 303 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 42/303 11/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 964359 m, 22612 m/sec, 4119999 t fired, .

Time elapsed: 308 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 47/303 11/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1075145 m, 22157 m/sec, 4595421 t fired, .

Time elapsed: 313 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 52/303 12/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1186260 m, 22223 m/sec, 5072582 t fired, .

Time elapsed: 318 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 57/303 13/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1298878 m, 22523 m/sec, 5554438 t fired, .

Time elapsed: 323 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 62/303 14/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1411419 m, 22508 m/sec, 6037165 t fired, .

Time elapsed: 328 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 67/303 15/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1522363 m, 22188 m/sec, 6512586 t fired, .

Time elapsed: 333 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 72/303 16/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1633349 m, 22197 m/sec, 6989732 t fired, .

Time elapsed: 338 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 77/303 17/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1744490 m, 22228 m/sec, 7467159 t fired, .

Time elapsed: 343 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 82/303 18/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1855133 m, 22128 m/sec, 7943454 t fired, .

Time elapsed: 348 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 87/303 19/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 1963792 m, 21731 m/sec, 8411721 t fired, .

Time elapsed: 353 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 92/303 21/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 2072408 m, 21723 m/sec, 8879624 t fired, .

Time elapsed: 358 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 97/303 22/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06 2182808 m, 22080 m/sec, 9356081 t fired, .

Time elapsed: 363 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 32 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06
lola: result : true
lola: markings : 2189718
lola: fired transitions : 9385958
lola: time used : 97.000000
lola: memory pages used : 22
lola: LAUNCH task # 29 (type EXCL) for 24 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05
lola: result : true
lola: markings : 51
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04
lola: time limit : 404 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04
lola: result : true
lola: markings : 392
lola: fired transitions : 457
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03
lola: time limit : 462 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00
lola: time limit : 539 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00
lola: result : false
lola: markings : 51
lola: fired transitions : 101
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 55 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10
lola: time limit : 647 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 AGEF EXCL 5/647 4/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10 345608 m, 69121 m/sec, 449534 t fired, .

Time elapsed: 368 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 AGEF EXCL 10/647 7/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10 706654 m, 72209 m/sec, 922120 t fired, .

Time elapsed: 373 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 AGEF EXCL 15/647 10/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10 1055906 m, 69850 m/sec, 1383414 t fired, .

Time elapsed: 378 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 AGEF EXCL 20/647 13/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10 1401436 m, 69106 m/sec, 1838043 t fired, .

Time elapsed: 383 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ 0 1 0 0 7 0 0 3
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG 0 0 1 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 AGEF EXCL 25/647 16/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10 1743690 m, 68450 m/sec, 2293822 t fired, .

Time elapsed: 388 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 75 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10
lola: result : true
lola: markings : 1989119
lola: fired transitions : 2621900
lola: time used : 29.000000
lola: memory pages used : 19
lola: LAUNCH task # 72 (type EXCL) for 3 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: time limit : 802 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01
lola: result : true
lola: markings : 36
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 58 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11
lola: time limit : 1069 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 1 0 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 1/1069 1/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11 39640 m, 7928 m/sec, 140129 t fired, .

Time elapsed: 393 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 63 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11
lola: result : false
lola: markings : 80963
lola: fired transitions : 270743
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 34 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07
lola: time limit : 1603 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 0 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 4/1603 3/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 247475 m, 49495 m/sec, 324506 t fired, .

Time elapsed: 398 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 0 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 9/1603 6/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 576979 m, 65900 m/sec, 766345 t fired, .

Time elapsed: 403 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 0 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 14/1603 9/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 906766 m, 65957 m/sec, 1199936 t fired, .

Time elapsed: 408 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 0 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 19/1603 12/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 1230203 m, 64687 m/sec, 1630322 t fired, .

Time elapsed: 413 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 0 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 24/1603 15/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 1545293 m, 63018 m/sec, 2054488 t fired, .

Time elapsed: 418 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ 0 0 1 0 3 0 0 0
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 29/1603 18/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07 1859846 m, 62910 m/sec, 2482265 t fired, .

Time elapsed: 423 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 37 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07
lola: result : true
lola: markings : 1989282
lola: fired transitions : 2667521
lola: time used : 31.000000
lola: memory pages used : 19
lola: LAUNCH task # 42 (type EXCL) for 41 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08
lola: time limit : 3175 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 3/3175 1/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 83608 m, 16721 m/sec, 273864 t fired, .

Time elapsed: 428 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 8/3175 3/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 225743 m, 28427 m/sec, 740974 t fired, .

Time elapsed: 433 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 13/3175 4/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 366058 m, 28063 m/sec, 1204581 t fired, .

Time elapsed: 438 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 18/3175 6/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 509205 m, 28629 m/sec, 1677062 t fired, .

Time elapsed: 443 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 23/3175 7/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 652075 m, 28574 m/sec, 2147998 t fired, .

Time elapsed: 448 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 28/3175 9/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 793993 m, 28383 m/sec, 2618176 t fired, .

Time elapsed: 453 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 33/3175 10/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 933846 m, 27970 m/sec, 3080212 t fired, .

Time elapsed: 458 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 38/3175 11/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 1072108 m, 27652 m/sec, 3539801 t fired, .

Time elapsed: 463 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 43/3175 12/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 1213254 m, 28229 m/sec, 4005681 t fired, .

Time elapsed: 468 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 48/3175 13/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 1354043 m, 28157 m/sec, 4471938 t fired, .

Time elapsed: 473 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 53/3175 14/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 1492425 m, 27676 m/sec, 4931029 t fired, .

Time elapsed: 478 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 58/3175 16/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 1630485 m, 27612 m/sec, 5389868 t fired, .

Time elapsed: 483 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 63/3175 17/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 1768242 m, 27551 m/sec, 5848143 t fired, .

Time elapsed: 488 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 68/3175 18/32 MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08 1906425 m, 27636 m/sec, 6308008 t fired, .

Time elapsed: 493 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 42 (type EXCL) for MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08
lola: result : true
lola: markings : 2020651
lola: fired transitions : 6703605
lola: time used : 72.000000
lola: memory pages used : 20
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-00: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-01: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-03: CTL false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-04: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-05: DISJ true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-06: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-07: CONJ true CONJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-08: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-09: CONJ false CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-10: EFAG false tscc_search
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-11: DISJ false DISJ
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-12: CTL true CTL model checker
MultiCrashLeafsetExtension-PT-S16C05-CTLFireability-13: CTL true CTL model checker

Time elapsed: 497 secs. Pages in use: 22

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="MultiCrashLeafsetExtension-PT-S16C05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is MultiCrashLeafsetExtension-PT-S16C05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416500770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/MultiCrashLeafsetExtension-PT-S16C05.tgz
mv MultiCrashLeafsetExtension-PT-S16C05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;