Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416100482.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LeafsetExtension-PT-S16C3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416100482
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 11K Feb 25 16:56 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K Feb 25 16:56 CTLCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 25 16:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 25 16:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 16:21 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:21 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:21 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:21 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K Feb 25 16:57 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Feb 25 16:57 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 21K Feb 25 16:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Feb 25 16:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:21 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Feb 25 16:21 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 905K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S16C3-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679458812016

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LeafsetExtension-PT-S16C3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 04:20:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 04:20:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 04:20:13] [INFO ] Load time of PNML (sax parser for PT used): 98 ms
[2023-03-22 04:20:13] [INFO ] Transformed 1542 places.
[2023-03-22 04:20:13] [INFO ] Transformed 1449 transitions.
[2023-03-22 04:20:13] [INFO ] Parsed PT model containing 1542 places and 1449 transitions and 4668 arcs in 168 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 196 out of 1542 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1542/1542 places, 1449/1449 transitions.
Reduce places removed 293 places and 0 transitions.
Iterating post reduction 0 with 293 rules applied. Total rules applied 293 place count 1249 transition count 1449
Discarding 240 places :
Symmetric choice reduction at 1 with 240 rule applications. Total rules 533 place count 1009 transition count 1209
Iterating global reduction 1 with 240 rules applied. Total rules applied 773 place count 1009 transition count 1209
Discarding 185 places :
Symmetric choice reduction at 1 with 185 rule applications. Total rules 958 place count 824 transition count 1024
Iterating global reduction 1 with 185 rules applied. Total rules applied 1143 place count 824 transition count 1024
Discarding 158 places :
Symmetric choice reduction at 1 with 158 rule applications. Total rules 1301 place count 666 transition count 866
Iterating global reduction 1 with 158 rules applied. Total rules applied 1459 place count 666 transition count 866
Applied a total of 1459 rules in 235 ms. Remains 666 /1542 variables (removed 876) and now considering 866/1449 (removed 583) transitions.
// Phase 1: matrix 866 rows 666 cols
[2023-03-22 04:20:14] [INFO ] Computed 54 place invariants in 47 ms
[2023-03-22 04:20:14] [INFO ] Implicit Places using invariants in 490 ms returned [72, 116, 206, 281, 321, 390, 394]
Discarding 7 places :
Implicit Place search using SMT only with invariants took 554 ms to find 7 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 659/1542 places, 866/1449 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 650 transition count 857
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 650 transition count 857
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 649 transition count 856
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 649 transition count 856
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 648 transition count 855
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 648 transition count 855
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 23 place count 647 transition count 854
Iterating global reduction 0 with 1 rules applied. Total rules applied 24 place count 647 transition count 854
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 25 place count 646 transition count 853
Iterating global reduction 0 with 1 rules applied. Total rules applied 26 place count 646 transition count 853
Applied a total of 26 rules in 81 ms. Remains 646 /659 variables (removed 13) and now considering 853/866 (removed 13) transitions.
[2023-03-22 04:20:14] [INFO ] Flow matrix only has 852 transitions (discarded 1 similar events)
// Phase 1: matrix 852 rows 646 cols
[2023-03-22 04:20:14] [INFO ] Computed 47 place invariants in 20 ms
[2023-03-22 04:20:14] [INFO ] Implicit Places using invariants in 200 ms returned []
[2023-03-22 04:20:14] [INFO ] Flow matrix only has 852 transitions (discarded 1 similar events)
[2023-03-22 04:20:14] [INFO ] Invariant cache hit.
[2023-03-22 04:20:15] [INFO ] Implicit Places using invariants and state equation in 496 ms returned []
Implicit Place search using SMT with State Equation took 698 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 646/1542 places, 853/1449 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 1569 ms. Remains : 646/1542 places, 853/1449 transitions.
Support contains 196 out of 646 places after structural reductions.
[2023-03-22 04:20:15] [INFO ] Flatten gal took : 74 ms
[2023-03-22 04:20:15] [INFO ] Flatten gal took : 46 ms
[2023-03-22 04:20:15] [INFO ] Input system was already deterministic with 853 transitions.
Support contains 195 out of 646 places (down from 196) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 379 resets, run finished after 497 ms. (steps per millisecond=20 ) properties (out of 109) seen :97
Incomplete Best-First random walk after 10001 steps, including 50 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 12) seen :2
Incomplete Best-First random walk after 10001 steps, including 32 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 49 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 50 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 44 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
[2023-03-22 04:20:16] [INFO ] Flow matrix only has 852 transitions (discarded 1 similar events)
[2023-03-22 04:20:16] [INFO ] Invariant cache hit.
[2023-03-22 04:20:16] [INFO ] [Real]Absence check using 0 positive and 47 generalized place invariants in 17 ms returned sat
[2023-03-22 04:20:17] [INFO ] After 220ms SMT Verify possible using state equation in real domain returned unsat :1 sat :1 real:6
[2023-03-22 04:20:17] [INFO ] After 276ms SMT Verify possible using trap constraints in real domain returned unsat :1 sat :1 real:6
Attempting to minimize the solution found.
Minimization took 41 ms.
[2023-03-22 04:20:17] [INFO ] After 573ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :1 real:6
[2023-03-22 04:20:17] [INFO ] [Nat]Absence check using 0 positive and 47 generalized place invariants in 17 ms returned sat
[2023-03-22 04:20:17] [INFO ] After 395ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :5
[2023-03-22 04:20:18] [INFO ] After 695ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :5
Attempting to minimize the solution found.
Minimization took 184 ms.
[2023-03-22 04:20:18] [INFO ] After 1111ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :5
Fused 8 Parikh solutions to 5 different solutions.
Parikh walk visited 0 properties in 10 ms.
Support contains 34 out of 646 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 646/646 places, 853/853 transitions.
Graph (complete) has 1594 edges and 646 vertex of which 229 are kept as prefixes of interest. Removing 417 places using SCC suffix rule.2 ms
Discarding 417 places :
Also discarding 229 output transitions
Drop transitions removed 229 transitions
Drop transitions removed 165 transitions
Reduce isomorphic transitions removed 165 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 0 with 181 rules applied. Total rules applied 182 place count 229 transition count 443
Reduce places removed 18 places and 0 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 23 rules applied. Total rules applied 205 place count 211 transition count 438
Reduce places removed 5 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 211 place count 206 transition count 437
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 212 place count 205 transition count 437
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 8 Pre rules applied. Total rules applied 212 place count 205 transition count 429
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 4 with 16 rules applied. Total rules applied 228 place count 197 transition count 429
Discarding 35 places :
Symmetric choice reduction at 4 with 35 rule applications. Total rules 263 place count 162 transition count 394
Iterating global reduction 4 with 35 rules applied. Total rules applied 298 place count 162 transition count 394
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 299 place count 161 transition count 393
Iterating global reduction 4 with 1 rules applied. Total rules applied 300 place count 161 transition count 393
Performed 15 Post agglomeration using F-continuation condition.Transition count delta: 15
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 4 with 30 rules applied. Total rules applied 330 place count 146 transition count 378
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 4 with 2 rules applied. Total rules applied 332 place count 146 transition count 376
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 334 place count 144 transition count 376
Partial Free-agglomeration rule applied 22 times.
Drop transitions removed 22 transitions
Iterating global reduction 5 with 22 rules applied. Total rules applied 356 place count 144 transition count 376
Applied a total of 356 rules in 59 ms. Remains 144 /646 variables (removed 502) and now considering 376/853 (removed 477) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 59 ms. Remains : 144/646 places, 376/853 transitions.
Incomplete random walk after 10000 steps, including 1028 resets, run finished after 150 ms. (steps per millisecond=66 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10001 steps, including 83 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 81 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 82 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10001 steps, including 91 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-22 04:20:18] [INFO ] Flow matrix only has 194 transitions (discarded 182 similar events)
// Phase 1: matrix 194 rows 144 cols
[2023-03-22 04:20:18] [INFO ] Computed 7 place invariants in 2 ms
[2023-03-22 04:20:18] [INFO ] [Real]Absence check using 0 positive and 7 generalized place invariants in 2 ms returned sat
[2023-03-22 04:20:18] [INFO ] After 51ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2
[2023-03-22 04:20:18] [INFO ] After 83ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 27 ms.
[2023-03-22 04:20:18] [INFO ] After 147ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 1 ms.
Support contains 18 out of 144 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 144/144 places, 376/376 transitions.
Graph (complete) has 420 edges and 144 vertex of which 97 are kept as prefixes of interest. Removing 47 places using SCC suffix rule.1 ms
Discarding 47 places :
Also discarding 13 output transitions
Drop transitions removed 13 transitions
Drop transitions removed 30 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 0 with 30 rules applied. Total rules applied 31 place count 97 transition count 333
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 32 place count 96 transition count 332
Iterating global reduction 1 with 1 rules applied. Total rules applied 33 place count 96 transition count 332
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 34 place count 96 transition count 331
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 35 place count 95 transition count 331
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 2 with 3 rules applied. Total rules applied 38 place count 95 transition count 331
Applied a total of 38 rules in 28 ms. Remains 95 /144 variables (removed 49) and now considering 331/376 (removed 45) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 28 ms. Remains : 95/144 places, 331/376 transitions.
Incomplete random walk after 10000 steps, including 1232 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 103 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-22 04:20:18] [INFO ] Flow matrix only has 113 transitions (discarded 218 similar events)
// Phase 1: matrix 113 rows 95 cols
[2023-03-22 04:20:18] [INFO ] Computed 3 place invariants in 1 ms
[2023-03-22 04:20:18] [INFO ] [Real]Absence check using 0 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-22 04:20:18] [INFO ] After 31ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-22 04:20:18] [INFO ] After 43ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-22 04:20:18] [INFO ] After 87ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 15 out of 95 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 95/95 places, 331/331 transitions.
Graph (complete) has 234 edges and 95 vertex of which 83 are kept as prefixes of interest. Removing 12 places using SCC suffix rule.1 ms
Discarding 12 places :
Also discarding 4 output transitions
Drop transitions removed 4 transitions
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 8 rules applied. Total rules applied 9 place count 82 transition count 320
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 1 with 2 rules applied. Total rules applied 11 place count 81 transition count 319
Applied a total of 11 rules in 11 ms. Remains 81 /95 variables (removed 14) and now considering 319/331 (removed 12) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11 ms. Remains : 81/95 places, 319/331 transitions.
Incomplete random walk after 10000 steps, including 1434 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 125 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 1) seen :0
Finished probabilistic random walk after 170058 steps, run visited all 1 properties in 636 ms. (steps per millisecond=267 )
Probabilistic random walk after 170058 steps, saw 44960 distinct states, run finished after 636 ms. (steps per millisecond=267 ) properties seen :1
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2023-03-22 04:20:19] [INFO ] Flatten gal took : 35 ms
[2023-03-22 04:20:19] [INFO ] Flatten gal took : 33 ms
[2023-03-22 04:20:19] [INFO ] Input system was already deterministic with 853 transitions.
Computed a total of 646 stabilizing places and 853 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 646 transition count 853
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 1 formulas.
FORMULA LeafsetExtension-PT-S16C3-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 79 places :
Symmetric choice reduction at 0 with 79 rule applications. Total rules 79 place count 567 transition count 774
Iterating global reduction 0 with 79 rules applied. Total rules applied 158 place count 567 transition count 774
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 214 place count 511 transition count 718
Iterating global reduction 0 with 56 rules applied. Total rules applied 270 place count 511 transition count 718
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 276 place count 505 transition count 718
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 310 place count 471 transition count 684
Iterating global reduction 1 with 34 rules applied. Total rules applied 344 place count 471 transition count 684
Discarding 22 places :
Implicit places reduction removed 22 places
Iterating post reduction 1 with 22 rules applied. Total rules applied 366 place count 449 transition count 684
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 398 place count 417 transition count 652
Iterating global reduction 2 with 32 rules applied. Total rules applied 430 place count 417 transition count 652
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 458 place count 389 transition count 624
Iterating global reduction 2 with 28 rules applied. Total rules applied 486 place count 389 transition count 624
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 514 place count 361 transition count 596
Iterating global reduction 2 with 28 rules applied. Total rules applied 542 place count 361 transition count 596
Discarding 64 places :
Symmetric choice reduction at 2 with 64 rule applications. Total rules 606 place count 297 transition count 532
Iterating global reduction 2 with 64 rules applied. Total rules applied 670 place count 297 transition count 532
Discarding 163 places :
Symmetric choice reduction at 2 with 163 rule applications. Total rules 833 place count 134 transition count 369
Iterating global reduction 2 with 163 rules applied. Total rules applied 996 place count 134 transition count 369
Applied a total of 996 rules in 65 ms. Remains 134 /646 variables (removed 512) and now considering 369/853 (removed 484) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 65 ms. Remains : 134/646 places, 369/853 transitions.
[2023-03-22 04:20:19] [INFO ] Flatten gal took : 15 ms
[2023-03-22 04:20:19] [INFO ] Flatten gal took : 12 ms
[2023-03-22 04:20:19] [INFO ] Input system was already deterministic with 369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 69 places :
Symmetric choice reduction at 0 with 69 rule applications. Total rules 69 place count 577 transition count 784
Iterating global reduction 0 with 69 rules applied. Total rules applied 138 place count 577 transition count 784
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 186 place count 529 transition count 736
Iterating global reduction 0 with 48 rules applied. Total rules applied 234 place count 529 transition count 736
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 241 place count 522 transition count 736
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 273 place count 490 transition count 704
Iterating global reduction 1 with 32 rules applied. Total rules applied 305 place count 490 transition count 704
Discarding 14 places :
Implicit places reduction removed 14 places
Iterating post reduction 1 with 14 rules applied. Total rules applied 319 place count 476 transition count 704
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 343 place count 452 transition count 680
Iterating global reduction 2 with 24 rules applied. Total rules applied 367 place count 452 transition count 680
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 388 place count 431 transition count 659
Iterating global reduction 2 with 21 rules applied. Total rules applied 409 place count 431 transition count 659
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 430 place count 410 transition count 638
Iterating global reduction 2 with 21 rules applied. Total rules applied 451 place count 410 transition count 638
Discarding 62 places :
Symmetric choice reduction at 2 with 62 rule applications. Total rules 513 place count 348 transition count 576
Iterating global reduction 2 with 62 rules applied. Total rules applied 575 place count 348 transition count 576
Discarding 99 places :
Symmetric choice reduction at 2 with 99 rule applications. Total rules 674 place count 249 transition count 477
Iterating global reduction 2 with 99 rules applied. Total rules applied 773 place count 249 transition count 477
Applied a total of 773 rules in 77 ms. Remains 249 /646 variables (removed 397) and now considering 477/853 (removed 376) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 78 ms. Remains : 249/646 places, 477/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 16 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 14 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 477 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 574 transition count 781
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 574 transition count 781
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 194 place count 524 transition count 731
Iterating global reduction 0 with 50 rules applied. Total rules applied 244 place count 524 transition count 731
Discarding 5 places :
Implicit places reduction removed 5 places
Iterating post reduction 0 with 5 rules applied. Total rules applied 249 place count 519 transition count 731
Discarding 32 places :
Symmetric choice reduction at 1 with 32 rule applications. Total rules 281 place count 487 transition count 699
Iterating global reduction 1 with 32 rules applied. Total rules applied 313 place count 487 transition count 699
Discarding 18 places :
Implicit places reduction removed 18 places
Iterating post reduction 1 with 18 rules applied. Total rules applied 331 place count 469 transition count 699
Discarding 27 places :
Symmetric choice reduction at 2 with 27 rule applications. Total rules 358 place count 442 transition count 672
Iterating global reduction 2 with 27 rules applied. Total rules applied 385 place count 442 transition count 672
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 407 place count 420 transition count 650
Iterating global reduction 2 with 22 rules applied. Total rules applied 429 place count 420 transition count 650
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 451 place count 398 transition count 628
Iterating global reduction 2 with 22 rules applied. Total rules applied 473 place count 398 transition count 628
Discarding 52 places :
Symmetric choice reduction at 2 with 52 rule applications. Total rules 525 place count 346 transition count 576
Iterating global reduction 2 with 52 rules applied. Total rules applied 577 place count 346 transition count 576
Discarding 121 places :
Symmetric choice reduction at 2 with 121 rule applications. Total rules 698 place count 225 transition count 455
Iterating global reduction 2 with 121 rules applied. Total rules applied 819 place count 225 transition count 455
Applied a total of 819 rules in 68 ms. Remains 225 /646 variables (removed 421) and now considering 455/853 (removed 398) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 69 ms. Remains : 225/646 places, 455/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 11 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 12 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 455 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 76 places :
Symmetric choice reduction at 0 with 76 rule applications. Total rules 76 place count 570 transition count 777
Iterating global reduction 0 with 76 rules applied. Total rules applied 152 place count 570 transition count 777
Discarding 53 places :
Symmetric choice reduction at 0 with 53 rule applications. Total rules 205 place count 517 transition count 724
Iterating global reduction 0 with 53 rules applied. Total rules applied 258 place count 517 transition count 724
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 265 place count 510 transition count 724
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 301 place count 474 transition count 688
Iterating global reduction 1 with 36 rules applied. Total rules applied 337 place count 474 transition count 688
Discarding 19 places :
Implicit places reduction removed 19 places
Iterating post reduction 1 with 19 rules applied. Total rules applied 356 place count 455 transition count 688
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 386 place count 425 transition count 658
Iterating global reduction 2 with 30 rules applied. Total rules applied 416 place count 425 transition count 658
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 442 place count 399 transition count 632
Iterating global reduction 2 with 26 rules applied. Total rules applied 468 place count 399 transition count 632
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 494 place count 373 transition count 606
Iterating global reduction 2 with 26 rules applied. Total rules applied 520 place count 373 transition count 606
Discarding 67 places :
Symmetric choice reduction at 2 with 67 rule applications. Total rules 587 place count 306 transition count 539
Iterating global reduction 2 with 67 rules applied. Total rules applied 654 place count 306 transition count 539
Discarding 142 places :
Symmetric choice reduction at 2 with 142 rule applications. Total rules 796 place count 164 transition count 397
Iterating global reduction 2 with 142 rules applied. Total rules applied 938 place count 164 transition count 397
Applied a total of 938 rules in 69 ms. Remains 164 /646 variables (removed 482) and now considering 397/853 (removed 456) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 70 ms. Remains : 164/646 places, 397/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 397 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 76 places :
Symmetric choice reduction at 0 with 76 rule applications. Total rules 76 place count 570 transition count 777
Iterating global reduction 0 with 76 rules applied. Total rules applied 152 place count 570 transition count 777
Discarding 54 places :
Symmetric choice reduction at 0 with 54 rule applications. Total rules 206 place count 516 transition count 723
Iterating global reduction 0 with 54 rules applied. Total rules applied 260 place count 516 transition count 723
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 267 place count 509 transition count 723
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 302 place count 474 transition count 688
Iterating global reduction 1 with 35 rules applied. Total rules applied 337 place count 474 transition count 688
Discarding 19 places :
Implicit places reduction removed 19 places
Iterating post reduction 1 with 19 rules applied. Total rules applied 356 place count 455 transition count 688
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 386 place count 425 transition count 658
Iterating global reduction 2 with 30 rules applied. Total rules applied 416 place count 425 transition count 658
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 442 place count 399 transition count 632
Iterating global reduction 2 with 26 rules applied. Total rules applied 468 place count 399 transition count 632
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 493 place count 374 transition count 607
Iterating global reduction 2 with 25 rules applied. Total rules applied 518 place count 374 transition count 607
Discarding 66 places :
Symmetric choice reduction at 2 with 66 rule applications. Total rules 584 place count 308 transition count 541
Iterating global reduction 2 with 66 rules applied. Total rules applied 650 place count 308 transition count 541
Discarding 132 places :
Symmetric choice reduction at 2 with 132 rule applications. Total rules 782 place count 176 transition count 409
Iterating global reduction 2 with 132 rules applied. Total rules applied 914 place count 176 transition count 409
Applied a total of 914 rules in 73 ms. Remains 176 /646 variables (removed 470) and now considering 409/853 (removed 444) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 73 ms. Remains : 176/646 places, 409/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 11 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 409 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 77 places :
Symmetric choice reduction at 0 with 77 rule applications. Total rules 77 place count 569 transition count 776
Iterating global reduction 0 with 77 rules applied. Total rules applied 154 place count 569 transition count 776
Discarding 55 places :
Symmetric choice reduction at 0 with 55 rule applications. Total rules 209 place count 514 transition count 721
Iterating global reduction 0 with 55 rules applied. Total rules applied 264 place count 514 transition count 721
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 270 place count 508 transition count 721
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 304 place count 474 transition count 687
Iterating global reduction 1 with 34 rules applied. Total rules applied 338 place count 474 transition count 687
Discarding 21 places :
Implicit places reduction removed 21 places
Iterating post reduction 1 with 21 rules applied. Total rules applied 359 place count 453 transition count 687
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 389 place count 423 transition count 657
Iterating global reduction 2 with 30 rules applied. Total rules applied 419 place count 423 transition count 657
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 445 place count 397 transition count 631
Iterating global reduction 2 with 26 rules applied. Total rules applied 471 place count 397 transition count 631
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 497 place count 371 transition count 605
Iterating global reduction 2 with 26 rules applied. Total rules applied 523 place count 371 transition count 605
Discarding 54 places :
Symmetric choice reduction at 2 with 54 rule applications. Total rules 577 place count 317 transition count 551
Iterating global reduction 2 with 54 rules applied. Total rules applied 631 place count 317 transition count 551
Discarding 156 places :
Symmetric choice reduction at 2 with 156 rule applications. Total rules 787 place count 161 transition count 395
Iterating global reduction 2 with 156 rules applied. Total rules applied 943 place count 161 transition count 395
Applied a total of 943 rules in 64 ms. Remains 161 /646 variables (removed 485) and now considering 395/853 (removed 458) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 64 ms. Remains : 161/646 places, 395/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 395 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 78 places :
Symmetric choice reduction at 0 with 78 rule applications. Total rules 78 place count 568 transition count 775
Iterating global reduction 0 with 78 rules applied. Total rules applied 156 place count 568 transition count 775
Discarding 54 places :
Symmetric choice reduction at 0 with 54 rule applications. Total rules 210 place count 514 transition count 721
Iterating global reduction 0 with 54 rules applied. Total rules applied 264 place count 514 transition count 721
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 270 place count 508 transition count 721
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 306 place count 472 transition count 685
Iterating global reduction 1 with 36 rules applied. Total rules applied 342 place count 472 transition count 685
Discarding 21 places :
Implicit places reduction removed 21 places
Iterating post reduction 1 with 21 rules applied. Total rules applied 363 place count 451 transition count 685
Discarding 31 places :
Symmetric choice reduction at 2 with 31 rule applications. Total rules 394 place count 420 transition count 654
Iterating global reduction 2 with 31 rules applied. Total rules applied 425 place count 420 transition count 654
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 451 place count 394 transition count 628
Iterating global reduction 2 with 26 rules applied. Total rules applied 477 place count 394 transition count 628
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 502 place count 369 transition count 603
Iterating global reduction 2 with 25 rules applied. Total rules applied 527 place count 369 transition count 603
Discarding 62 places :
Symmetric choice reduction at 2 with 62 rule applications. Total rules 589 place count 307 transition count 541
Iterating global reduction 2 with 62 rules applied. Total rules applied 651 place count 307 transition count 541
Discarding 138 places :
Symmetric choice reduction at 2 with 138 rule applications. Total rules 789 place count 169 transition count 403
Iterating global reduction 2 with 138 rules applied. Total rules applied 927 place count 169 transition count 403
Applied a total of 927 rules in 58 ms. Remains 169 /646 variables (removed 477) and now considering 403/853 (removed 450) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58 ms. Remains : 169/646 places, 403/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 403 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 77 places :
Symmetric choice reduction at 0 with 77 rule applications. Total rules 77 place count 569 transition count 776
Iterating global reduction 0 with 77 rules applied. Total rules applied 154 place count 569 transition count 776
Discarding 54 places :
Symmetric choice reduction at 0 with 54 rule applications. Total rules 208 place count 515 transition count 722
Iterating global reduction 0 with 54 rules applied. Total rules applied 262 place count 515 transition count 722
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 269 place count 508 transition count 722
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 303 place count 474 transition count 688
Iterating global reduction 1 with 34 rules applied. Total rules applied 337 place count 474 transition count 688
Discarding 20 places :
Implicit places reduction removed 20 places
Iterating post reduction 1 with 20 rules applied. Total rules applied 357 place count 454 transition count 688
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 385 place count 426 transition count 660
Iterating global reduction 2 with 28 rules applied. Total rules applied 413 place count 426 transition count 660
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 439 place count 400 transition count 634
Iterating global reduction 2 with 26 rules applied. Total rules applied 465 place count 400 transition count 634
Discarding 26 places :
Symmetric choice reduction at 2 with 26 rule applications. Total rules 491 place count 374 transition count 608
Iterating global reduction 2 with 26 rules applied. Total rules applied 517 place count 374 transition count 608
Discarding 60 places :
Symmetric choice reduction at 2 with 60 rule applications. Total rules 577 place count 314 transition count 548
Iterating global reduction 2 with 60 rules applied. Total rules applied 637 place count 314 transition count 548
Discarding 147 places :
Symmetric choice reduction at 2 with 147 rule applications. Total rules 784 place count 167 transition count 401
Iterating global reduction 2 with 147 rules applied. Total rules applied 931 place count 167 transition count 401
Applied a total of 931 rules in 59 ms. Remains 167 /646 variables (removed 479) and now considering 401/853 (removed 452) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59 ms. Remains : 167/646 places, 401/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 401 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 73 places :
Symmetric choice reduction at 0 with 73 rule applications. Total rules 73 place count 573 transition count 780
Iterating global reduction 0 with 73 rules applied. Total rules applied 146 place count 573 transition count 780
Discarding 52 places :
Symmetric choice reduction at 0 with 52 rule applications. Total rules 198 place count 521 transition count 728
Iterating global reduction 0 with 52 rules applied. Total rules applied 250 place count 521 transition count 728
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 257 place count 514 transition count 728
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 290 place count 481 transition count 695
Iterating global reduction 1 with 33 rules applied. Total rules applied 323 place count 481 transition count 695
Discarding 17 places :
Implicit places reduction removed 17 places
Iterating post reduction 1 with 17 rules applied. Total rules applied 340 place count 464 transition count 695
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 368 place count 436 transition count 667
Iterating global reduction 2 with 28 rules applied. Total rules applied 396 place count 436 transition count 667
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 420 place count 412 transition count 643
Iterating global reduction 2 with 24 rules applied. Total rules applied 444 place count 412 transition count 643
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 468 place count 388 transition count 619
Iterating global reduction 2 with 24 rules applied. Total rules applied 492 place count 388 transition count 619
Discarding 64 places :
Symmetric choice reduction at 2 with 64 rule applications. Total rules 556 place count 324 transition count 555
Iterating global reduction 2 with 64 rules applied. Total rules applied 620 place count 324 transition count 555
Discarding 123 places :
Symmetric choice reduction at 2 with 123 rule applications. Total rules 743 place count 201 transition count 432
Iterating global reduction 2 with 123 rules applied. Total rules applied 866 place count 201 transition count 432
Applied a total of 866 rules in 66 ms. Remains 201 /646 variables (removed 445) and now considering 432/853 (removed 421) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 67 ms. Remains : 201/646 places, 432/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:20:20] [INFO ] Input system was already deterministic with 432 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Graph (complete) has 1918 edges and 646 vertex of which 644 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.4 ms
Discarding 2 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 111 transitions
Trivial Post-agglo rules discarded 111 transitions
Performed 111 trivial Post agglomeration. Transition count delta: 111
Iterating post reduction 0 with 111 rules applied. Total rules applied 112 place count 644 transition count 740
Reduce places removed 111 places and 0 transitions.
Iterating post reduction 1 with 111 rules applied. Total rules applied 223 place count 533 transition count 740
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 31 Pre rules applied. Total rules applied 223 place count 533 transition count 709
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 285 place count 502 transition count 709
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 317 place count 470 transition count 677
Iterating global reduction 2 with 32 rules applied. Total rules applied 349 place count 470 transition count 677
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 353 place count 466 transition count 673
Iterating global reduction 2 with 4 rules applied. Total rules applied 357 place count 466 transition count 673
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 2 with 1 rules applied. Total rules applied 358 place count 465 transition count 673
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 358 place count 465 transition count 672
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 360 place count 464 transition count 672
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 361 place count 463 transition count 671
Iterating global reduction 3 with 1 rules applied. Total rules applied 362 place count 463 transition count 671
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 363 place count 462 transition count 670
Iterating global reduction 3 with 1 rules applied. Total rules applied 364 place count 462 transition count 670
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 367 place count 459 transition count 667
Iterating global reduction 3 with 3 rules applied. Total rules applied 370 place count 459 transition count 667
Performed 68 Post agglomeration using F-continuation condition.Transition count delta: 68
Deduced a syphon composed of 68 places in 0 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 3 with 136 rules applied. Total rules applied 506 place count 391 transition count 599
Discarding 30 places :
Symmetric choice reduction at 3 with 30 rule applications. Total rules 536 place count 361 transition count 569
Iterating global reduction 3 with 30 rules applied. Total rules applied 566 place count 361 transition count 569
Applied a total of 566 rules in 130 ms. Remains 361 /646 variables (removed 285) and now considering 569/853 (removed 284) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 130 ms. Remains : 361/646 places, 569/853 transitions.
[2023-03-22 04:20:20] [INFO ] Flatten gal took : 13 ms
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 32 ms
[2023-03-22 04:20:21] [INFO ] Input system was already deterministic with 569 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Graph (complete) has 1918 edges and 646 vertex of which 644 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.2 ms
Discarding 2 places :
Also discarding 2 output transitions
Drop transitions removed 2 transitions
Drop transitions removed 108 transitions
Trivial Post-agglo rules discarded 108 transitions
Performed 108 trivial Post agglomeration. Transition count delta: 108
Iterating post reduction 0 with 108 rules applied. Total rules applied 109 place count 644 transition count 743
Reduce places removed 108 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 110 rules applied. Total rules applied 219 place count 536 transition count 741
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 221 place count 534 transition count 741
Performed 31 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 31 Pre rules applied. Total rules applied 221 place count 534 transition count 710
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 3 with 62 rules applied. Total rules applied 283 place count 503 transition count 710
Discarding 31 places :
Symmetric choice reduction at 3 with 31 rule applications. Total rules 314 place count 472 transition count 679
Iterating global reduction 3 with 31 rules applied. Total rules applied 345 place count 472 transition count 679
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 348 place count 469 transition count 676
Iterating global reduction 3 with 3 rules applied. Total rules applied 351 place count 469 transition count 676
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 352 place count 468 transition count 676
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 352 place count 468 transition count 675
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 354 place count 467 transition count 675
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 355 place count 466 transition count 674
Iterating global reduction 4 with 1 rules applied. Total rules applied 356 place count 466 transition count 674
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 357 place count 465 transition count 673
Iterating global reduction 4 with 1 rules applied. Total rules applied 358 place count 465 transition count 673
Discarding 3 places :
Symmetric choice reduction at 4 with 3 rule applications. Total rules 361 place count 462 transition count 670
Iterating global reduction 4 with 3 rules applied. Total rules applied 364 place count 462 transition count 670
Performed 68 Post agglomeration using F-continuation condition.Transition count delta: 68
Deduced a syphon composed of 68 places in 0 ms
Reduce places removed 68 places and 0 transitions.
Iterating global reduction 4 with 136 rules applied. Total rules applied 500 place count 394 transition count 602
Discarding 29 places :
Symmetric choice reduction at 4 with 29 rule applications. Total rules 529 place count 365 transition count 573
Iterating global reduction 4 with 29 rules applied. Total rules applied 558 place count 365 transition count 573
Applied a total of 558 rules in 108 ms. Remains 365 /646 variables (removed 281) and now considering 573/853 (removed 280) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 108 ms. Remains : 365/646 places, 573/853 transitions.
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 19 ms
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 13 ms
[2023-03-22 04:20:21] [INFO ] Input system was already deterministic with 573 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 72 places :
Symmetric choice reduction at 0 with 72 rule applications. Total rules 72 place count 574 transition count 781
Iterating global reduction 0 with 72 rules applied. Total rules applied 144 place count 574 transition count 781
Discarding 50 places :
Symmetric choice reduction at 0 with 50 rule applications. Total rules 194 place count 524 transition count 731
Iterating global reduction 0 with 50 rules applied. Total rules applied 244 place count 524 transition count 731
Discarding 4 places :
Implicit places reduction removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 248 place count 520 transition count 731
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 282 place count 486 transition count 697
Iterating global reduction 1 with 34 rules applied. Total rules applied 316 place count 486 transition count 697
Discarding 22 places :
Implicit places reduction removed 22 places
Iterating post reduction 1 with 22 rules applied. Total rules applied 338 place count 464 transition count 697
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 368 place count 434 transition count 667
Iterating global reduction 2 with 30 rules applied. Total rules applied 398 place count 434 transition count 667
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 423 place count 409 transition count 642
Iterating global reduction 2 with 25 rules applied. Total rules applied 448 place count 409 transition count 642
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 473 place count 384 transition count 617
Iterating global reduction 2 with 25 rules applied. Total rules applied 498 place count 384 transition count 617
Discarding 48 places :
Symmetric choice reduction at 2 with 48 rule applications. Total rules 546 place count 336 transition count 569
Iterating global reduction 2 with 48 rules applied. Total rules applied 594 place count 336 transition count 569
Discarding 150 places :
Symmetric choice reduction at 2 with 150 rule applications. Total rules 744 place count 186 transition count 419
Iterating global reduction 2 with 150 rules applied. Total rules applied 894 place count 186 transition count 419
Applied a total of 894 rules in 67 ms. Remains 186 /646 variables (removed 460) and now considering 419/853 (removed 434) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 67 ms. Remains : 186/646 places, 419/853 transitions.
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:21] [INFO ] Input system was already deterministic with 419 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 75 places :
Symmetric choice reduction at 0 with 75 rule applications. Total rules 75 place count 571 transition count 778
Iterating global reduction 0 with 75 rules applied. Total rules applied 150 place count 571 transition count 778
Discarding 52 places :
Symmetric choice reduction at 0 with 52 rule applications. Total rules 202 place count 519 transition count 726
Iterating global reduction 0 with 52 rules applied. Total rules applied 254 place count 519 transition count 726
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 261 place count 512 transition count 726
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 294 place count 479 transition count 693
Iterating global reduction 1 with 33 rules applied. Total rules applied 327 place count 479 transition count 693
Discarding 19 places :
Implicit places reduction removed 19 places
Iterating post reduction 1 with 19 rules applied. Total rules applied 346 place count 460 transition count 693
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 375 place count 431 transition count 664
Iterating global reduction 2 with 29 rules applied. Total rules applied 404 place count 431 transition count 664
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 429 place count 406 transition count 639
Iterating global reduction 2 with 25 rules applied. Total rules applied 454 place count 406 transition count 639
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 479 place count 381 transition count 614
Iterating global reduction 2 with 25 rules applied. Total rules applied 504 place count 381 transition count 614
Discarding 67 places :
Symmetric choice reduction at 2 with 67 rule applications. Total rules 571 place count 314 transition count 547
Iterating global reduction 2 with 67 rules applied. Total rules applied 638 place count 314 transition count 547
Discarding 133 places :
Symmetric choice reduction at 2 with 133 rule applications. Total rules 771 place count 181 transition count 414
Iterating global reduction 2 with 133 rules applied. Total rules applied 904 place count 181 transition count 414
Applied a total of 904 rules in 59 ms. Remains 181 /646 variables (removed 465) and now considering 414/853 (removed 439) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59 ms. Remains : 181/646 places, 414/853 transitions.
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:20:21] [INFO ] Input system was already deterministic with 414 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 78 places :
Symmetric choice reduction at 0 with 78 rule applications. Total rules 78 place count 568 transition count 775
Iterating global reduction 0 with 78 rules applied. Total rules applied 156 place count 568 transition count 775
Discarding 53 places :
Symmetric choice reduction at 0 with 53 rule applications. Total rules 209 place count 515 transition count 722
Iterating global reduction 0 with 53 rules applied. Total rules applied 262 place count 515 transition count 722
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 269 place count 508 transition count 722
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 305 place count 472 transition count 686
Iterating global reduction 1 with 36 rules applied. Total rules applied 341 place count 472 transition count 686
Discarding 21 places :
Implicit places reduction removed 21 places
Iterating post reduction 1 with 21 rules applied. Total rules applied 362 place count 451 transition count 686
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 394 place count 419 transition count 654
Iterating global reduction 2 with 32 rules applied. Total rules applied 426 place count 419 transition count 654
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 454 place count 391 transition count 626
Iterating global reduction 2 with 28 rules applied. Total rules applied 482 place count 391 transition count 626
Discarding 28 places :
Symmetric choice reduction at 2 with 28 rule applications. Total rules 510 place count 363 transition count 598
Iterating global reduction 2 with 28 rules applied. Total rules applied 538 place count 363 transition count 598
Discarding 70 places :
Symmetric choice reduction at 2 with 70 rule applications. Total rules 608 place count 293 transition count 528
Iterating global reduction 2 with 70 rules applied. Total rules applied 678 place count 293 transition count 528
Discarding 156 places :
Symmetric choice reduction at 2 with 156 rule applications. Total rules 834 place count 137 transition count 372
Iterating global reduction 2 with 156 rules applied. Total rules applied 990 place count 137 transition count 372
Applied a total of 990 rules in 67 ms. Remains 137 /646 variables (removed 509) and now considering 372/853 (removed 481) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 67 ms. Remains : 137/646 places, 372/853 transitions.
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:20:21] [INFO ] Input system was already deterministic with 372 transitions.
Starting structural reductions in LTL mode, iteration 0 : 646/646 places, 853/853 transitions.
Discarding 79 places :
Symmetric choice reduction at 0 with 79 rule applications. Total rules 79 place count 567 transition count 774
Iterating global reduction 0 with 79 rules applied. Total rules applied 158 place count 567 transition count 774
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 214 place count 511 transition count 718
Iterating global reduction 0 with 56 rules applied. Total rules applied 270 place count 511 transition count 718
Discarding 7 places :
Implicit places reduction removed 7 places
Iterating post reduction 0 with 7 rules applied. Total rules applied 277 place count 504 transition count 718
Discarding 36 places :
Symmetric choice reduction at 1 with 36 rule applications. Total rules 313 place count 468 transition count 682
Iterating global reduction 1 with 36 rules applied. Total rules applied 349 place count 468 transition count 682
Discarding 22 places :
Implicit places reduction removed 22 places
Iterating post reduction 1 with 22 rules applied. Total rules applied 371 place count 446 transition count 682
Discarding 33 places :
Symmetric choice reduction at 2 with 33 rule applications. Total rules 404 place count 413 transition count 649
Iterating global reduction 2 with 33 rules applied. Total rules applied 437 place count 413 transition count 649
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 466 place count 384 transition count 620
Iterating global reduction 2 with 29 rules applied. Total rules applied 495 place count 384 transition count 620
Discarding 29 places :
Symmetric choice reduction at 2 with 29 rule applications. Total rules 524 place count 355 transition count 591
Iterating global reduction 2 with 29 rules applied. Total rules applied 553 place count 355 transition count 591
Discarding 71 places :
Symmetric choice reduction at 2 with 71 rule applications. Total rules 624 place count 284 transition count 520
Iterating global reduction 2 with 71 rules applied. Total rules applied 695 place count 284 transition count 520
Discarding 161 places :
Symmetric choice reduction at 2 with 161 rule applications. Total rules 856 place count 123 transition count 359
Iterating global reduction 2 with 161 rules applied. Total rules applied 1017 place count 123 transition count 359
Applied a total of 1017 rules in 58 ms. Remains 123 /646 variables (removed 523) and now considering 359/853 (removed 494) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59 ms. Remains : 123/646 places, 359/853 transitions.
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:20:21] [INFO ] Input system was already deterministic with 359 transitions.
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:20:21] [INFO ] Flatten gal took : 21 ms
[2023-03-22 04:20:21] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-22 04:20:21] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 646 places, 853 transitions and 2774 arcs took 4 ms.
Total runtime 8307 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LeafsetExtension-PT-S16C3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S16C3-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13318728 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16098884 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 17 (type CNST) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 17 (type CNST) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:797
lola: LAUNCH INITIAL
lola: LAUNCH task # 45 (type CNST) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 45 (type CNST) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 88 (type EXCL) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 86 (type FNDP) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 86 (type FNDP) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 87 (type EQUN) for LeafsetExtension-PT-S16C3-CTLFireability-04 (obsolete)
lola: CANCELED task # 88 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-04 (obsolete)
lola: CANCELED task # 89 (type SRCH) for LeafsetExtension-PT-S16C3-CTLFireability-04 (obsolete)
lola: LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S16C3-CTLFireability-00
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 90 (type FNDP) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 91 (type EQUN) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 93 (type SRCH) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 87 (type EQUN) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : unknown
lola: FINISHED task # 93 (type SRCH) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/375/CTLFireability-91.sara.
lola: FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-00
lola: result : false
lola: markings : 26
lola: fired transitions : 102
lola: time used : 0.000000
lola: memory pages used : 1

lola: LAUNCH task # 92 (type EXCL) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: FINISHED task # 92 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 91 (type EQUN) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: CANCELED task # 90 (type FNDP) for LeafsetExtension-PT-S16C3-CTLFireability-04 (obsolete)
lola: FINISHED task # 90 (type FNDP) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 47 (type EXCL) for 12 LeafsetExtension-PT-S16C3-CTLFireability-04
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: FINISHED task # 47 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-04
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S16C3-CTLFireability-02
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-02
lola: result : true
lola: markings : 26
lola: fired transitions : 53
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S16C3-CTLFireability-01
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/299 2/32 LeafsetExtension-PT-S16C3-CTLFireability-01 251841 m, 50368 m/sec, 1021592 t fired, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/299 4/32 LeafsetExtension-PT-S16C3-CTLFireability-01 521897 m, 54011 m/sec, 2174376 t fired, .

Time elapsed: 11 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/299 5/32 LeafsetExtension-PT-S16C3-CTLFireability-01 786123 m, 52845 m/sec, 3255721 t fired, .

Time elapsed: 16 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/299 7/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1049608 m, 52697 m/sec, 4378836 t fired, .

Time elapsed: 21 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 24/299 9/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1312325 m, 52543 m/sec, 5458771 t fired, .

Time elapsed: 26 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 29/299 10/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1573610 m, 52257 m/sec, 6562135 t fired, .

Time elapsed: 31 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 34/299 12/32 LeafsetExtension-PT-S16C3-CTLFireability-01 1838834 m, 53044 m/sec, 7671544 t fired, .

Time elapsed: 36 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 39/299 13/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2098179 m, 51869 m/sec, 8748970 t fired, .

Time elapsed: 41 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 44/299 15/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2356446 m, 51653 m/sec, 9853597 t fired, .

Time elapsed: 46 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 49/299 16/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2621963 m, 53103 m/sec, 10952365 t fired, .

Time elapsed: 51 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 54/299 18/32 LeafsetExtension-PT-S16C3-CTLFireability-01 2883418 m, 52291 m/sec, 12042713 t fired, .

Time elapsed: 56 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 59/299 20/32 LeafsetExtension-PT-S16C3-CTLFireability-01 3139151 m, 51146 m/sec, 13147405 t fired, .

Time elapsed: 61 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 64/299 21/32 LeafsetExtension-PT-S16C3-CTLFireability-01 3388361 m, 49842 m/sec, 14246613 t fired, .

Time elapsed: 66 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/299 22/32 LeafsetExtension-PT-S16C3-CTLFireability-01 3621724 m, 46672 m/sec, 15348130 t fired, .

Time elapsed: 72 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/299 24/32 LeafsetExtension-PT-S16C3-CTLFireability-01 3873668 m, 50388 m/sec, 16415508 t fired, .

Time elapsed: 77 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/299 25/32 LeafsetExtension-PT-S16C3-CTLFireability-01 4124104 m, 50087 m/sec, 17464495 t fired, .

Time elapsed: 82 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/299 27/32 LeafsetExtension-PT-S16C3-CTLFireability-01 4369718 m, 49122 m/sec, 18511798 t fired, .

Time elapsed: 87 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/299 28/32 LeafsetExtension-PT-S16C3-CTLFireability-01 4603255 m, 46707 m/sec, 19500601 t fired, .

Time elapsed: 92 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/299 30/32 LeafsetExtension-PT-S16C3-CTLFireability-01 4818489 m, 43046 m/sec, 20431876 t fired, .

Time elapsed: 97 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/299 31/32 LeafsetExtension-PT-S16C3-CTLFireability-01 5036982 m, 43698 m/sec, 21392197 t fired, .

Time elapsed: 102 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/299 32/32 LeafsetExtension-PT-S16C3-CTLFireability-01 5263111 m, 45225 m/sec, 22409606 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 83 (type EXCL) for 82 LeafsetExtension-PT-S16C3-CTLFireability-15
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 5/317 4/32 LeafsetExtension-PT-S16C3-CTLFireability-15 525809 m, 105161 m/sec, 1230600 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 10/317 6/32 LeafsetExtension-PT-S16C3-CTLFireability-15 985418 m, 91921 m/sec, 2403916 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 15/317 9/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1437543 m, 90425 m/sec, 3552237 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 20/317 12/32 LeafsetExtension-PT-S16C3-CTLFireability-15 1888158 m, 90123 m/sec, 4699183 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 25/317 15/32 LeafsetExtension-PT-S16C3-CTLFireability-15 2339699 m, 90308 m/sec, 5851481 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 30/317 17/32 LeafsetExtension-PT-S16C3-CTLFireability-15 2775498 m, 87159 m/sec, 6966080 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 35/317 20/32 LeafsetExtension-PT-S16C3-CTLFireability-15 3221046 m, 89109 m/sec, 8080451 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 40/317 22/32 LeafsetExtension-PT-S16C3-CTLFireability-15 3657968 m, 87384 m/sec, 9234880 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 45/317 25/32 LeafsetExtension-PT-S16C3-CTLFireability-15 4079578 m, 84322 m/sec, 10323338 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 50/317 27/32 LeafsetExtension-PT-S16C3-CTLFireability-15 4491580 m, 82400 m/sec, 11353110 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 55/317 30/32 LeafsetExtension-PT-S16C3-CTLFireability-15 4876941 m, 77072 m/sec, 12333770 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 CTL EXCL 60/317 32/32 LeafsetExtension-PT-S16C3-CTLFireability-15 5243024 m, 73216 m/sec, 13308878 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 83 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 80 (type EXCL) for 79 LeafsetExtension-PT-S16C3-CTLFireability-14
lola: time limit : 342 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 5/342 3/32 LeafsetExtension-PT-S16C3-CTLFireability-14 485894 m, 97178 m/sec, 1192258 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 10/342 6/32 LeafsetExtension-PT-S16C3-CTLFireability-14 949774 m, 92776 m/sec, 2337755 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 15/342 9/32 LeafsetExtension-PT-S16C3-CTLFireability-14 1411315 m, 92308 m/sec, 3478779 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 20/342 12/32 LeafsetExtension-PT-S16C3-CTLFireability-14 1870885 m, 91914 m/sec, 4616876 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 25/342 14/32 LeafsetExtension-PT-S16C3-CTLFireability-14 2328650 m, 91553 m/sec, 5771412 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 30/342 17/32 LeafsetExtension-PT-S16C3-CTLFireability-14 2801074 m, 94484 m/sec, 6947448 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 35/342 19/32 LeafsetExtension-PT-S16C3-CTLFireability-14 3231719 m, 86129 m/sec, 8106015 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 40/342 22/32 LeafsetExtension-PT-S16C3-CTLFireability-14 3679509 m, 89558 m/sec, 9243151 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 45/342 24/32 LeafsetExtension-PT-S16C3-CTLFireability-14 4087875 m, 81673 m/sec, 10296953 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 50/342 27/32 LeafsetExtension-PT-S16C3-CTLFireability-14 4453865 m, 73198 m/sec, 11281046 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 55/342 29/32 LeafsetExtension-PT-S16C3-CTLFireability-14 4832762 m, 75779 m/sec, 12292556 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 CTL EXCL 60/342 31/32 LeafsetExtension-PT-S16C3-CTLFireability-14 5211917 m, 75831 m/sec, 13369913 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 80 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 77 (type EXCL) for 76 LeafsetExtension-PT-S16C3-CTLFireability-13
lola: time limit : 373 sec
lola: memory limit: 32 pages
lola: FINISHED task # 77 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-13
lola: result : true
lola: markings : 26
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 74 (type EXCL) for 73 LeafsetExtension-PT-S16C3-CTLFireability-11
lola: time limit : 419 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-11
lola: result : false
lola: markings : 121339
lola: fired transitions : 322425
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type EXCL) for 64 LeafsetExtension-PT-S16C3-CTLFireability-08
lola: time limit : 479 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-08
lola: result : false
lola: markings : 26
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 LeafsetExtension-PT-S16C3-CTLFireability-07
lola: time limit : 559 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-07
lola: result : false
lola: markings : 3823
lola: fired transitions : 13945
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 LeafsetExtension-PT-S16C3-CTLFireability-06
lola: time limit : 671 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 4/671 3/32 LeafsetExtension-PT-S16C3-CTLFireability-06 358375 m, 71675 m/sec, 867277 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 9/671 6/32 LeafsetExtension-PT-S16C3-CTLFireability-06 837156 m, 95756 m/sec, 2053450 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 14/671 8/32 LeafsetExtension-PT-S16C3-CTLFireability-06 1302800 m, 93128 m/sec, 3211940 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 19/671 11/32 LeafsetExtension-PT-S16C3-CTLFireability-06 1769375 m, 93315 m/sec, 4367232 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 24/671 14/32 LeafsetExtension-PT-S16C3-CTLFireability-06 2235416 m, 93208 m/sec, 5529158 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 29/671 16/32 LeafsetExtension-PT-S16C3-CTLFireability-06 2705360 m, 93988 m/sec, 6697497 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 34/671 19/32 LeafsetExtension-PT-S16C3-CTLFireability-06 3132915 m, 85511 m/sec, 7858822 t fired, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 39/671 22/32 LeafsetExtension-PT-S16C3-CTLFireability-06 3586416 m, 90700 m/sec, 9010489 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 44/671 24/32 LeafsetExtension-PT-S16C3-CTLFireability-06 4007790 m, 84274 m/sec, 10077261 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 49/671 26/32 LeafsetExtension-PT-S16C3-CTLFireability-06 4368339 m, 72109 m/sec, 11049454 t fired, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 54/671 28/32 LeafsetExtension-PT-S16C3-CTLFireability-06 4737577 m, 73847 m/sec, 12057968 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 59/671 31/32 LeafsetExtension-PT-S16C3-CTLFireability-06 5117854 m, 76055 m/sec, 13094816 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 59 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 56 (type EXCL) for 55 LeafsetExtension-PT-S16C3-CTLFireability-05
lola: time limit : 823 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-05
lola: result : false
lola: markings : 41
lola: fired transitions : 66
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S16C3-CTLFireability-03
lola: time limit : 1097 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1097 2/32 LeafsetExtension-PT-S16C3-CTLFireability-03 267161 m, 53432 m/sec, 1180225 t fired, .

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1097 4/32 LeafsetExtension-PT-S16C3-CTLFireability-03 505562 m, 47680 m/sec, 2388727 t fired, .

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1097 5/32 LeafsetExtension-PT-S16C3-CTLFireability-03 763366 m, 51560 m/sec, 3518816 t fired, .

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1097 7/32 LeafsetExtension-PT-S16C3-CTLFireability-03 1036459 m, 54618 m/sec, 4712182 t fired, .

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/1097 9/32 LeafsetExtension-PT-S16C3-CTLFireability-03 1315927 m, 55893 m/sec, 5866695 t fired, .

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/1097 10/32 LeafsetExtension-PT-S16C3-CTLFireability-03 1591771 m, 55168 m/sec, 7039708 t fired, .

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/1097 12/32 LeafsetExtension-PT-S16C3-CTLFireability-03 1871223 m, 55890 m/sec, 8222071 t fired, .

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/1097 14/32 LeafsetExtension-PT-S16C3-CTLFireability-03 2144442 m, 54643 m/sec, 9364837 t fired, .

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/1097 15/32 LeafsetExtension-PT-S16C3-CTLFireability-03 2416038 m, 54319 m/sec, 10529484 t fired, .

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/1097 17/32 LeafsetExtension-PT-S16C3-CTLFireability-03 2693152 m, 55422 m/sec, 11702127 t fired, .

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/1097 19/32 LeafsetExtension-PT-S16C3-CTLFireability-03 2967660 m, 54901 m/sec, 12866138 t fired, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/1097 20/32 LeafsetExtension-PT-S16C3-CTLFireability-03 3228191 m, 52106 m/sec, 14028970 t fired, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/1097 22/32 LeafsetExtension-PT-S16C3-CTLFireability-03 3491339 m, 52629 m/sec, 15212614 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 70/1097 23/32 LeafsetExtension-PT-S16C3-CTLFireability-03 3747081 m, 51148 m/sec, 16357945 t fired, .

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 75/1097 25/32 LeafsetExtension-PT-S16C3-CTLFireability-03 4017304 m, 54044 m/sec, 17508192 t fired, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 80/1097 26/32 LeafsetExtension-PT-S16C3-CTLFireability-03 4272177 m, 50974 m/sec, 18625964 t fired, .

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 85/1097 28/32 LeafsetExtension-PT-S16C3-CTLFireability-03 4519251 m, 49414 m/sec, 19710159 t fired, .

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 90/1097 29/32 LeafsetExtension-PT-S16C3-CTLFireability-03 4741664 m, 44482 m/sec, 20751583 t fired, .

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 95/1097 31/32 LeafsetExtension-PT-S16C3-CTLFireability-03 4961372 m, 43941 m/sec, 21748833 t fired, .

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 100/1097 32/32 LeafsetExtension-PT-S16C3-CTLFireability-03 5194023 m, 46530 m/sec, 22787731 t fired, .

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 68 (type EXCL) for 67 LeafsetExtension-PT-S16C3-CTLFireability-09
lola: time limit : 1594 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-09
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 71 (type EXCL) for 70 LeafsetExtension-PT-S16C3-CTLFireability-10
lola: time limit : 3188 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EXCL) for LeafsetExtension-PT-S16C3-CTLFireability-10
lola: result : true
lola: markings : 17
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2693 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2698 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2703 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2708 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2713 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2718 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2723 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2728 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2733 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2738 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2743 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2748 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2753 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2758 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2763 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2768 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2773 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2778 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2783 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2788 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2793 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2798 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2803 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2808 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2813 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2818 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2823 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2828 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2833 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2838 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2843 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2848 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2853 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2858 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2863 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2868 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2873 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2878 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2883 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2888 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2893 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2898 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2903 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S16C3-CTLFireability-00: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-02: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-04: DISJ true DISJ
LeafsetExtension-PT-S16C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-07: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-09: EFEG true state space /EFEG
LeafsetExtension-PT-S16C3-CTLFireability-10: CTL true CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-11: CTL false CTL model checker
LeafsetExtension-PT-S16C3-CTLFireability-13: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S16C3-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S16C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS


========== file over 1MB has been truncated ======
retrieve it from the run archives if needed