Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856416100458.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is LeafsetExtension-PT-S08C3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856416100458
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 812K
-rw-r--r-- 1 mcc users 13K Feb 25 16:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 25 16:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 16:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 72K Feb 25 16:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 23K Feb 25 16:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 148K Feb 25 16:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 18K Feb 25 16:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 87K Feb 25 16:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 254K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-00
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-01
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-02
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-03
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-04
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-05
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-06
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-07
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-08
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-09
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-10
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-11
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-12
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-13
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-14
FORMULA_NAME LeafsetExtension-PT-S08C3-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679457881911

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LeafsetExtension-PT-S08C3
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-22 04:04:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 04:04:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 04:04:43] [INFO ] Load time of PNML (sax parser for PT used): 61 ms
[2023-03-22 04:04:43] [INFO ] Transformed 462 places.
[2023-03-22 04:04:43] [INFO ] Transformed 409 transitions.
[2023-03-22 04:04:43] [INFO ] Parsed PT model containing 462 places and 409 transitions and 1324 arcs in 121 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Support contains 146 out of 462 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 462/462 places, 409/409 transitions.
Reduce places removed 85 places and 0 transitions.
Iterating post reduction 0 with 85 rules applied. Total rules applied 85 place count 377 transition count 409
Discarding 44 places :
Symmetric choice reduction at 1 with 44 rule applications. Total rules 129 place count 333 transition count 365
Iterating global reduction 1 with 44 rules applied. Total rules applied 173 place count 333 transition count 365
Discarding 15 places :
Symmetric choice reduction at 1 with 15 rule applications. Total rules 188 place count 318 transition count 350
Iterating global reduction 1 with 15 rules applied. Total rules applied 203 place count 318 transition count 350
Discarding 7 places :
Symmetric choice reduction at 1 with 7 rule applications. Total rules 210 place count 311 transition count 343
Iterating global reduction 1 with 7 rules applied. Total rules applied 217 place count 311 transition count 343
Applied a total of 217 rules in 69 ms. Remains 311 /462 variables (removed 151) and now considering 343/409 (removed 66) transitions.
// Phase 1: matrix 343 rows 311 cols
[2023-03-22 04:04:43] [INFO ] Computed 30 place invariants in 31 ms
[2023-03-22 04:04:44] [INFO ] Implicit Places using invariants in 462 ms returned [197]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 487 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 310/462 places, 343/409 transitions.
Applied a total of 0 rules in 10 ms. Remains 310 /310 variables (removed 0) and now considering 343/343 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 566 ms. Remains : 310/462 places, 343/409 transitions.
Support contains 146 out of 310 places after structural reductions.
[2023-03-22 04:04:44] [INFO ] Flatten gal took : 47 ms
[2023-03-22 04:04:44] [INFO ] Flatten gal took : 22 ms
[2023-03-22 04:04:44] [INFO ] Input system was already deterministic with 343 transitions.
Support contains 145 out of 310 places (down from 146) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 380 resets, run finished after 449 ms. (steps per millisecond=22 ) properties (out of 107) seen :97
Incomplete Best-First random walk after 10000 steps, including 46 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 76 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 75 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 75 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 75 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 65 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 64 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 47 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 5) seen :2
Incomplete Best-First random walk after 10000 steps, including 47 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 3) seen :1
Running SMT prover for 2 properties.
// Phase 1: matrix 343 rows 310 cols
[2023-03-22 04:04:45] [INFO ] Computed 29 place invariants in 12 ms
[2023-03-22 04:04:45] [INFO ] [Real]Absence check using 0 positive and 29 generalized place invariants in 8 ms returned sat
[2023-03-22 04:04:45] [INFO ] After 122ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-22 04:04:45] [INFO ] [Nat]Absence check using 0 positive and 29 generalized place invariants in 8 ms returned sat
[2023-03-22 04:04:45] [INFO ] After 128ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-22 04:04:45] [INFO ] After 193ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 49 ms.
[2023-03-22 04:04:45] [INFO ] After 322ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Finished Parikh walk after 17 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=17 )
Parikh walk visited 2 properties in 6 ms.
[2023-03-22 04:04:45] [INFO ] Flatten gal took : 17 ms
[2023-03-22 04:04:45] [INFO ] Flatten gal took : 20 ms
[2023-03-22 04:04:45] [INFO ] Input system was already deterministic with 343 transitions.
Computed a total of 310 stabilizing places and 343 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 310 transition count 343
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 86 transitions
Trivial Post-agglo rules discarded 86 transitions
Performed 86 trivial Post agglomeration. Transition count delta: 86
Iterating post reduction 0 with 86 rules applied. Total rules applied 87 place count 309 transition count 256
Reduce places removed 86 places and 0 transitions.
Iterating post reduction 1 with 86 rules applied. Total rules applied 173 place count 223 transition count 256
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 17 Pre rules applied. Total rules applied 173 place count 223 transition count 239
Deduced a syphon composed of 17 places in 1 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 2 with 34 rules applied. Total rules applied 207 place count 206 transition count 239
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 231 place count 182 transition count 215
Iterating global reduction 2 with 24 rules applied. Total rules applied 255 place count 182 transition count 215
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 1 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 275 place count 172 transition count 205
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 290 place count 157 transition count 190
Iterating global reduction 2 with 15 rules applied. Total rules applied 305 place count 157 transition count 190
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 305 place count 157 transition count 189
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 307 place count 156 transition count 189
Applied a total of 307 rules in 46 ms. Remains 156 /310 variables (removed 154) and now considering 189/343 (removed 154) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 46 ms. Remains : 156/310 places, 189/343 transitions.
[2023-03-22 04:04:45] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:04:45] [INFO ] Flatten gal took : 10 ms
[2023-03-22 04:04:45] [INFO ] Input system was already deterministic with 189 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 74 transitions
Trivial Post-agglo rules discarded 74 transitions
Performed 74 trivial Post agglomeration. Transition count delta: 74
Iterating post reduction 0 with 74 rules applied. Total rules applied 75 place count 309 transition count 268
Reduce places removed 74 places and 0 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Iterating post reduction 1 with 81 rules applied. Total rules applied 156 place count 235 transition count 261
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 163 place count 228 transition count 261
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 15 Pre rules applied. Total rules applied 163 place count 228 transition count 246
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 193 place count 213 transition count 246
Discarding 23 places :
Symmetric choice reduction at 3 with 23 rule applications. Total rules 216 place count 190 transition count 223
Iterating global reduction 3 with 23 rules applied. Total rules applied 239 place count 190 transition count 223
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 240 place count 189 transition count 222
Iterating global reduction 3 with 1 rules applied. Total rules applied 241 place count 189 transition count 222
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 259 place count 180 transition count 213
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 272 place count 167 transition count 200
Iterating global reduction 3 with 13 rules applied. Total rules applied 285 place count 167 transition count 200
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 286 place count 166 transition count 199
Iterating global reduction 3 with 1 rules applied. Total rules applied 287 place count 166 transition count 199
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 288 place count 165 transition count 199
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 290 place count 164 transition count 198
Applied a total of 290 rules in 51 ms. Remains 164 /310 variables (removed 146) and now considering 198/343 (removed 145) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 51 ms. Remains : 164/310 places, 198/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 198 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 268 transition count 301
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 268 transition count 301
Discarding 30 places :
Symmetric choice reduction at 0 with 30 rule applications. Total rules 114 place count 238 transition count 271
Iterating global reduction 0 with 30 rules applied. Total rules applied 144 place count 238 transition count 271
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 145 place count 237 transition count 271
Discarding 22 places :
Symmetric choice reduction at 1 with 22 rule applications. Total rules 167 place count 215 transition count 249
Iterating global reduction 1 with 22 rules applied. Total rules applied 189 place count 215 transition count 249
Discarding 9 places :
Implicit places reduction removed 9 places
Iterating post reduction 1 with 9 rules applied. Total rules applied 198 place count 206 transition count 249
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 206 place count 198 transition count 241
Iterating global reduction 2 with 8 rules applied. Total rules applied 214 place count 198 transition count 241
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 221 place count 191 transition count 234
Iterating global reduction 2 with 7 rules applied. Total rules applied 228 place count 191 transition count 234
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 235 place count 184 transition count 227
Iterating global reduction 2 with 7 rules applied. Total rules applied 242 place count 184 transition count 227
Discarding 7 places :
Symmetric choice reduction at 2 with 7 rule applications. Total rules 249 place count 177 transition count 220
Iterating global reduction 2 with 7 rules applied. Total rules applied 256 place count 177 transition count 220
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 275 place count 158 transition count 201
Iterating global reduction 2 with 19 rules applied. Total rules applied 294 place count 158 transition count 201
Applied a total of 294 rules in 34 ms. Remains 158 /310 variables (removed 152) and now considering 201/343 (removed 142) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 158/310 places, 201/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 201 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 47 place count 263 transition count 296
Iterating global reduction 0 with 47 rules applied. Total rules applied 94 place count 263 transition count 296
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 132 place count 225 transition count 258
Iterating global reduction 0 with 38 rules applied. Total rules applied 170 place count 225 transition count 258
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 171 place count 224 transition count 258
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 195 place count 200 transition count 234
Iterating global reduction 1 with 24 rules applied. Total rules applied 219 place count 200 transition count 234
Discarding 13 places :
Implicit places reduction removed 13 places
Iterating post reduction 1 with 13 rules applied. Total rules applied 232 place count 187 transition count 234
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 245 place count 174 transition count 221
Iterating global reduction 2 with 13 rules applied. Total rules applied 258 place count 174 transition count 221
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 271 place count 161 transition count 208
Iterating global reduction 2 with 13 rules applied. Total rules applied 284 place count 161 transition count 208
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 296 place count 149 transition count 196
Iterating global reduction 2 with 12 rules applied. Total rules applied 308 place count 149 transition count 196
Discarding 13 places :
Symmetric choice reduction at 2 with 13 rule applications. Total rules 321 place count 136 transition count 183
Iterating global reduction 2 with 13 rules applied. Total rules applied 334 place count 136 transition count 183
Discarding 39 places :
Symmetric choice reduction at 2 with 39 rule applications. Total rules 373 place count 97 transition count 144
Iterating global reduction 2 with 39 rules applied. Total rules applied 412 place count 97 transition count 144
Applied a total of 412 rules in 28 ms. Remains 97 /310 variables (removed 213) and now considering 144/343 (removed 199) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 97/310 places, 144/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 6 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 6 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 144 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 82 transitions
Trivial Post-agglo rules discarded 82 transitions
Performed 82 trivial Post agglomeration. Transition count delta: 82
Iterating post reduction 0 with 82 rules applied. Total rules applied 83 place count 309 transition count 260
Reduce places removed 82 places and 0 transitions.
Iterating post reduction 1 with 82 rules applied. Total rules applied 165 place count 227 transition count 260
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 17 Pre rules applied. Total rules applied 165 place count 227 transition count 243
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 2 with 34 rules applied. Total rules applied 199 place count 210 transition count 243
Discarding 25 places :
Symmetric choice reduction at 2 with 25 rule applications. Total rules 224 place count 185 transition count 218
Iterating global reduction 2 with 25 rules applied. Total rules applied 249 place count 185 transition count 218
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 250 place count 184 transition count 217
Iterating global reduction 2 with 1 rules applied. Total rules applied 251 place count 184 transition count 217
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 271 place count 174 transition count 207
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 286 place count 159 transition count 192
Iterating global reduction 2 with 15 rules applied. Total rules applied 301 place count 159 transition count 192
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 301 place count 159 transition count 191
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 303 place count 158 transition count 191
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 304 place count 157 transition count 190
Iterating global reduction 2 with 1 rules applied. Total rules applied 305 place count 157 transition count 190
Applied a total of 305 rules in 46 ms. Remains 157 /310 variables (removed 153) and now considering 190/343 (removed 153) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 46 ms. Remains : 157/310 places, 190/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 9 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 190 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 56 transitions
Trivial Post-agglo rules discarded 56 transitions
Performed 56 trivial Post agglomeration. Transition count delta: 56
Iterating post reduction 0 with 56 rules applied. Total rules applied 57 place count 309 transition count 286
Reduce places removed 56 places and 0 transitions.
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Iterating post reduction 1 with 73 rules applied. Total rules applied 130 place count 253 transition count 269
Reduce places removed 17 places and 0 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 147 place count 236 transition count 269
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 14 Pre rules applied. Total rules applied 147 place count 236 transition count 255
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 175 place count 222 transition count 255
Discarding 17 places :
Symmetric choice reduction at 3 with 17 rule applications. Total rules 192 place count 205 transition count 238
Iterating global reduction 3 with 17 rules applied. Total rules applied 209 place count 205 transition count 238
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 211 place count 203 transition count 236
Iterating global reduction 3 with 2 rules applied. Total rules applied 213 place count 203 transition count 236
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 229 place count 195 transition count 228
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 243 place count 181 transition count 214
Iterating global reduction 3 with 14 rules applied. Total rules applied 257 place count 181 transition count 214
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 259 place count 179 transition count 212
Iterating global reduction 3 with 2 rules applied. Total rules applied 261 place count 179 transition count 212
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 3 with 2 rules applied. Total rules applied 263 place count 177 transition count 212
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 264 place count 176 transition count 211
Iterating global reduction 4 with 1 rules applied. Total rules applied 265 place count 176 transition count 211
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 267 place count 175 transition count 210
Applied a total of 267 rules in 44 ms. Remains 175 /310 variables (removed 135) and now considering 210/343 (removed 133) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 44 ms. Remains : 175/310 places, 210/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 77 transitions
Trivial Post-agglo rules discarded 77 transitions
Performed 77 trivial Post agglomeration. Transition count delta: 77
Iterating post reduction 0 with 77 rules applied. Total rules applied 78 place count 309 transition count 265
Reduce places removed 77 places and 0 transitions.
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Iterating post reduction 1 with 84 rules applied. Total rules applied 162 place count 232 transition count 258
Reduce places removed 7 places and 0 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 169 place count 225 transition count 258
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 16 Pre rules applied. Total rules applied 169 place count 225 transition count 242
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 3 with 32 rules applied. Total rules applied 201 place count 209 transition count 242
Discarding 23 places :
Symmetric choice reduction at 3 with 23 rule applications. Total rules 224 place count 186 transition count 219
Iterating global reduction 3 with 23 rules applied. Total rules applied 247 place count 186 transition count 219
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 267 place count 176 transition count 209
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 282 place count 161 transition count 194
Iterating global reduction 3 with 15 rules applied. Total rules applied 297 place count 161 transition count 194
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 297 place count 161 transition count 193
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 299 place count 160 transition count 193
Applied a total of 299 rules in 38 ms. Remains 160 /310 variables (removed 150) and now considering 193/343 (removed 150) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 160/310 places, 193/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 193 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 85 transitions
Trivial Post-agglo rules discarded 85 transitions
Performed 85 trivial Post agglomeration. Transition count delta: 85
Iterating post reduction 0 with 85 rules applied. Total rules applied 86 place count 309 transition count 257
Reduce places removed 85 places and 0 transitions.
Iterating post reduction 1 with 85 rules applied. Total rules applied 171 place count 224 transition count 257
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 17 Pre rules applied. Total rules applied 171 place count 224 transition count 240
Deduced a syphon composed of 17 places in 1 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 2 with 34 rules applied. Total rules applied 205 place count 207 transition count 240
Discarding 24 places :
Symmetric choice reduction at 2 with 24 rule applications. Total rules 229 place count 183 transition count 216
Iterating global reduction 2 with 24 rules applied. Total rules applied 253 place count 183 transition count 216
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 2 with 20 rules applied. Total rules applied 273 place count 173 transition count 206
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 288 place count 158 transition count 191
Iterating global reduction 2 with 15 rules applied. Total rules applied 303 place count 158 transition count 191
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 303 place count 158 transition count 190
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 305 place count 157 transition count 190
Applied a total of 305 rules in 23 ms. Remains 157 /310 variables (removed 153) and now considering 190/343 (removed 153) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 157/310 places, 190/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 6 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 190 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 55 place count 309 transition count 288
Reduce places removed 54 places and 0 transitions.
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Iterating post reduction 1 with 76 rules applied. Total rules applied 131 place count 255 transition count 266
Reduce places removed 22 places and 0 transitions.
Iterating post reduction 2 with 22 rules applied. Total rules applied 153 place count 233 transition count 266
Performed 15 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 15 Pre rules applied. Total rules applied 153 place count 233 transition count 251
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 3 with 30 rules applied. Total rules applied 183 place count 218 transition count 251
Discarding 21 places :
Symmetric choice reduction at 3 with 21 rule applications. Total rules 204 place count 197 transition count 230
Iterating global reduction 3 with 21 rules applied. Total rules applied 225 place count 197 transition count 230
Discarding 3 places :
Symmetric choice reduction at 3 with 3 rule applications. Total rules 228 place count 194 transition count 227
Iterating global reduction 3 with 3 rules applied. Total rules applied 231 place count 194 transition count 227
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 249 place count 185 transition count 218
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 263 place count 171 transition count 204
Iterating global reduction 3 with 14 rules applied. Total rules applied 277 place count 171 transition count 204
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 278 place count 170 transition count 203
Iterating global reduction 3 with 1 rules applied. Total rules applied 279 place count 170 transition count 203
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 280 place count 169 transition count 203
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 282 place count 168 transition count 202
Applied a total of 282 rules in 29 ms. Remains 168 /310 variables (removed 142) and now considering 202/343 (removed 141) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 168/310 places, 202/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 202 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 45 places :
Symmetric choice reduction at 0 with 45 rule applications. Total rules 45 place count 265 transition count 298
Iterating global reduction 0 with 45 rules applied. Total rules applied 90 place count 265 transition count 298
Discarding 35 places :
Symmetric choice reduction at 0 with 35 rule applications. Total rules 125 place count 230 transition count 263
Iterating global reduction 0 with 35 rules applied. Total rules applied 160 place count 230 transition count 263
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 161 place count 229 transition count 263
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 185 place count 205 transition count 239
Iterating global reduction 1 with 24 rules applied. Total rules applied 209 place count 205 transition count 239
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 220 place count 194 transition count 239
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 231 place count 183 transition count 228
Iterating global reduction 2 with 11 rules applied. Total rules applied 242 place count 183 transition count 228
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 253 place count 172 transition count 217
Iterating global reduction 2 with 11 rules applied. Total rules applied 264 place count 172 transition count 217
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 275 place count 161 transition count 206
Iterating global reduction 2 with 11 rules applied. Total rules applied 286 place count 161 transition count 206
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 298 place count 149 transition count 194
Iterating global reduction 2 with 12 rules applied. Total rules applied 310 place count 149 transition count 194
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 342 place count 117 transition count 162
Iterating global reduction 2 with 32 rules applied. Total rules applied 374 place count 117 transition count 162
Applied a total of 374 rules in 16 ms. Remains 117 /310 variables (removed 193) and now considering 162/343 (removed 181) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16 ms. Remains : 117/310 places, 162/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 4 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 5 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 162 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Graph (complete) has 744 edges and 310 vertex of which 309 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 49 place count 309 transition count 294
Reduce places removed 48 places and 0 transitions.
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Iterating post reduction 1 with 64 rules applied. Total rules applied 113 place count 261 transition count 278
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 129 place count 245 transition count 278
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 129 place count 245 transition count 267
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 151 place count 234 transition count 267
Discarding 16 places :
Symmetric choice reduction at 3 with 16 rule applications. Total rules 167 place count 218 transition count 251
Iterating global reduction 3 with 16 rules applied. Total rules applied 183 place count 218 transition count 251
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 185 place count 216 transition count 249
Iterating global reduction 3 with 2 rules applied. Total rules applied 187 place count 216 transition count 249
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 205 place count 207 transition count 240
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 216 place count 196 transition count 229
Iterating global reduction 3 with 11 rules applied. Total rules applied 227 place count 196 transition count 229
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 229 place count 194 transition count 227
Iterating global reduction 3 with 2 rules applied. Total rules applied 231 place count 194 transition count 227
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 232 place count 193 transition count 227
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 234 place count 192 transition count 226
Applied a total of 234 rules in 31 ms. Remains 192 /310 variables (removed 118) and now considering 226/343 (removed 117) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 31 ms. Remains : 192/310 places, 226/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 8 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 226 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 44 places :
Symmetric choice reduction at 0 with 44 rule applications. Total rules 44 place count 266 transition count 299
Iterating global reduction 0 with 44 rules applied. Total rules applied 88 place count 266 transition count 299
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 125 place count 229 transition count 262
Iterating global reduction 0 with 37 rules applied. Total rules applied 162 place count 229 transition count 262
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 163 place count 228 transition count 262
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 188 place count 203 transition count 237
Iterating global reduction 1 with 25 rules applied. Total rules applied 213 place count 203 transition count 237
Discarding 13 places :
Implicit places reduction removed 13 places
Iterating post reduction 1 with 13 rules applied. Total rules applied 226 place count 190 transition count 237
Discarding 12 places :
Symmetric choice reduction at 2 with 12 rule applications. Total rules 238 place count 178 transition count 225
Iterating global reduction 2 with 12 rules applied. Total rules applied 250 place count 178 transition count 225
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 261 place count 167 transition count 214
Iterating global reduction 2 with 11 rules applied. Total rules applied 272 place count 167 transition count 214
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 282 place count 157 transition count 204
Iterating global reduction 2 with 10 rules applied. Total rules applied 292 place count 157 transition count 204
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 302 place count 147 transition count 194
Iterating global reduction 2 with 10 rules applied. Total rules applied 312 place count 147 transition count 194
Discarding 30 places :
Symmetric choice reduction at 2 with 30 rule applications. Total rules 342 place count 117 transition count 164
Iterating global reduction 2 with 30 rules applied. Total rules applied 372 place count 117 transition count 164
Applied a total of 372 rules in 29 ms. Remains 117 /310 variables (removed 193) and now considering 164/343 (removed 179) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 117/310 places, 164/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 6 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 5 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 164 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 41 places :
Symmetric choice reduction at 0 with 41 rule applications. Total rules 41 place count 269 transition count 302
Iterating global reduction 0 with 41 rules applied. Total rules applied 82 place count 269 transition count 302
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 115 place count 236 transition count 269
Iterating global reduction 0 with 33 rules applied. Total rules applied 148 place count 236 transition count 269
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 149 place count 235 transition count 269
Discarding 21 places :
Symmetric choice reduction at 1 with 21 rule applications. Total rules 170 place count 214 transition count 248
Iterating global reduction 1 with 21 rules applied. Total rules applied 191 place count 214 transition count 248
Discarding 6 places :
Implicit places reduction removed 6 places
Iterating post reduction 1 with 6 rules applied. Total rules applied 197 place count 208 transition count 248
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 203 place count 202 transition count 242
Iterating global reduction 2 with 6 rules applied. Total rules applied 209 place count 202 transition count 242
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 214 place count 197 transition count 237
Iterating global reduction 2 with 5 rules applied. Total rules applied 219 place count 197 transition count 237
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 224 place count 192 transition count 232
Iterating global reduction 2 with 5 rules applied. Total rules applied 229 place count 192 transition count 232
Discarding 6 places :
Symmetric choice reduction at 2 with 6 rule applications. Total rules 235 place count 186 transition count 226
Iterating global reduction 2 with 6 rules applied. Total rules applied 241 place count 186 transition count 226
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 255 place count 172 transition count 212
Iterating global reduction 2 with 14 rules applied. Total rules applied 269 place count 172 transition count 212
Applied a total of 269 rules in 18 ms. Remains 172 /310 variables (removed 138) and now considering 212/343 (removed 131) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 172/310 places, 212/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 6 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 7 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 212 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 42 places :
Symmetric choice reduction at 0 with 42 rule applications. Total rules 42 place count 268 transition count 301
Iterating global reduction 0 with 42 rules applied. Total rules applied 84 place count 268 transition count 301
Discarding 32 places :
Symmetric choice reduction at 0 with 32 rule applications. Total rules 116 place count 236 transition count 269
Iterating global reduction 0 with 32 rules applied. Total rules applied 148 place count 236 transition count 269
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 149 place count 235 transition count 269
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 172 place count 212 transition count 246
Iterating global reduction 1 with 23 rules applied. Total rules applied 195 place count 212 transition count 246
Discarding 9 places :
Implicit places reduction removed 9 places
Iterating post reduction 1 with 9 rules applied. Total rules applied 204 place count 203 transition count 246
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 213 place count 194 transition count 237
Iterating global reduction 2 with 9 rules applied. Total rules applied 222 place count 194 transition count 237
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 231 place count 185 transition count 228
Iterating global reduction 2 with 9 rules applied. Total rules applied 240 place count 185 transition count 228
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 248 place count 177 transition count 220
Iterating global reduction 2 with 8 rules applied. Total rules applied 256 place count 177 transition count 220
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 265 place count 168 transition count 211
Iterating global reduction 2 with 9 rules applied. Total rules applied 274 place count 168 transition count 211
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 296 place count 146 transition count 189
Iterating global reduction 2 with 22 rules applied. Total rules applied 318 place count 146 transition count 189
Applied a total of 318 rules in 18 ms. Remains 146 /310 variables (removed 164) and now considering 189/343 (removed 154) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 146/310 places, 189/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 5 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 6 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 189 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 262 transition count 295
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 262 transition count 295
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 135 place count 223 transition count 256
Iterating global reduction 0 with 39 rules applied. Total rules applied 174 place count 223 transition count 256
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 175 place count 222 transition count 256
Discarding 27 places :
Symmetric choice reduction at 1 with 27 rule applications. Total rules 202 place count 195 transition count 229
Iterating global reduction 1 with 27 rules applied. Total rules applied 229 place count 195 transition count 229
Discarding 16 places :
Implicit places reduction removed 16 places
Iterating post reduction 1 with 16 rules applied. Total rules applied 245 place count 179 transition count 229
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 260 place count 164 transition count 214
Iterating global reduction 2 with 15 rules applied. Total rules applied 275 place count 164 transition count 214
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 290 place count 149 transition count 199
Iterating global reduction 2 with 15 rules applied. Total rules applied 305 place count 149 transition count 199
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 320 place count 134 transition count 184
Iterating global reduction 2 with 15 rules applied. Total rules applied 335 place count 134 transition count 184
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 350 place count 119 transition count 169
Iterating global reduction 2 with 15 rules applied. Total rules applied 365 place count 119 transition count 169
Discarding 51 places :
Symmetric choice reduction at 2 with 51 rule applications. Total rules 416 place count 68 transition count 118
Iterating global reduction 2 with 51 rules applied. Total rules applied 467 place count 68 transition count 118
Applied a total of 467 rules in 24 ms. Remains 68 /310 variables (removed 242) and now considering 118/343 (removed 225) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 68/310 places, 118/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 4 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 5 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 118 transitions.
Starting structural reductions in LTL mode, iteration 0 : 310/310 places, 343/343 transitions.
Discarding 47 places :
Symmetric choice reduction at 0 with 47 rule applications. Total rules 47 place count 263 transition count 296
Iterating global reduction 0 with 47 rules applied. Total rules applied 94 place count 263 transition count 296
Discarding 38 places :
Symmetric choice reduction at 0 with 38 rule applications. Total rules 132 place count 225 transition count 258
Iterating global reduction 0 with 38 rules applied. Total rules applied 170 place count 225 transition count 258
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 171 place count 224 transition count 258
Discarding 25 places :
Symmetric choice reduction at 1 with 25 rule applications. Total rules 196 place count 199 transition count 233
Iterating global reduction 1 with 25 rules applied. Total rules applied 221 place count 199 transition count 233
Discarding 14 places :
Implicit places reduction removed 14 places
Iterating post reduction 1 with 14 rules applied. Total rules applied 235 place count 185 transition count 233
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 249 place count 171 transition count 219
Iterating global reduction 2 with 14 rules applied. Total rules applied 263 place count 171 transition count 219
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 277 place count 157 transition count 205
Iterating global reduction 2 with 14 rules applied. Total rules applied 291 place count 157 transition count 205
Discarding 14 places :
Symmetric choice reduction at 2 with 14 rule applications. Total rules 305 place count 143 transition count 191
Iterating global reduction 2 with 14 rules applied. Total rules applied 319 place count 143 transition count 191
Discarding 15 places :
Symmetric choice reduction at 2 with 15 rule applications. Total rules 334 place count 128 transition count 176
Iterating global reduction 2 with 15 rules applied. Total rules applied 349 place count 128 transition count 176
Discarding 46 places :
Symmetric choice reduction at 2 with 46 rule applications. Total rules 395 place count 82 transition count 130
Iterating global reduction 2 with 46 rules applied. Total rules applied 441 place count 82 transition count 130
Applied a total of 441 rules in 15 ms. Remains 82 /310 variables (removed 228) and now considering 130/343 (removed 213) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 82/310 places, 130/343 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 4 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 3 ms
[2023-03-22 04:04:46] [INFO ] Input system was already deterministic with 130 transitions.
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 11 ms
[2023-03-22 04:04:46] [INFO ] Flatten gal took : 11 ms
[2023-03-22 04:04:46] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-22 04:04:46] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 310 places, 343 transitions and 1080 arcs took 4 ms.
Total runtime 3581 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT LeafsetExtension-PT-S08C3
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LeafsetExtension-PT-S08C3-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679458144207

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 4 (type EXCL) for 3 LeafsetExtension-PT-S08C3-CTLFireability-01
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/225 3/32 LeafsetExtension-PT-S08C3-CTLFireability-01 504530 m, 100906 m/sec, 3078914 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/225 6/32 LeafsetExtension-PT-S08C3-CTLFireability-01 1164580 m, 132010 m/sec, 6167341 t fired, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 4 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-01
lola: result : true
lola: markings : 1827283
lola: fired transitions : 8987090
lola: time used : 15.000000
lola: memory pages used : 10
lola: LAUNCH task # 46 (type EXCL) for 45 LeafsetExtension-PT-S08C3-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 0/239 1/32 LeafsetExtension-PT-S08C3-CTLFireability-15 17555 m, 3511 m/sec, 48700 t fired, .

Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/239 4/32 LeafsetExtension-PT-S08C3-CTLFireability-15 678747 m, 132238 m/sec, 2207283 t fired, .

Time elapsed: 20 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/239 8/32 LeafsetExtension-PT-S08C3-CTLFireability-15 1294586 m, 123167 m/sec, 4321844 t fired, .

Time elapsed: 25 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/239 11/32 LeafsetExtension-PT-S08C3-CTLFireability-15 1894441 m, 119971 m/sec, 6429697 t fired, .

Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/239 14/32 LeafsetExtension-PT-S08C3-CTLFireability-15 2460885 m, 113288 m/sec, 8490828 t fired, .

Time elapsed: 35 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/239 17/32 LeafsetExtension-PT-S08C3-CTLFireability-15 3074045 m, 122632 m/sec, 10511626 t fired, .

Time elapsed: 40 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/239 21/32 LeafsetExtension-PT-S08C3-CTLFireability-15 3672702 m, 119731 m/sec, 12562379 t fired, .

Time elapsed: 45 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/239 24/32 LeafsetExtension-PT-S08C3-CTLFireability-15 4263056 m, 118070 m/sec, 14643152 t fired, .

Time elapsed: 50 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/239 27/32 LeafsetExtension-PT-S08C3-CTLFireability-15 4827571 m, 112903 m/sec, 16625011 t fired, .

Time elapsed: 55 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/239 30/32 LeafsetExtension-PT-S08C3-CTLFireability-15 5413111 m, 117108 m/sec, 18599656 t fired, .

Time elapsed: 60 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 LeafsetExtension-PT-S08C3-CTLFireability-14
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-14
lola: result : true
lola: markings : 17
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 LeafsetExtension-PT-S08C3-CTLFireability-13
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-13
lola: result : true
lola: markings : 440588
lola: fired transitions : 1211137
lola: time used : 3.000000
lola: memory pages used : 3
lola: LAUNCH task # 37 (type EXCL) for 36 LeafsetExtension-PT-S08C3-CTLFireability-12
lola: time limit : 294 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 2/294 2/32 LeafsetExtension-PT-S08C3-CTLFireability-12 185263 m, 37052 m/sec, 1111616 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 7/294 4/32 LeafsetExtension-PT-S08C3-CTLFireability-12 548322 m, 72611 m/sec, 3399912 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 12/294 5/32 LeafsetExtension-PT-S08C3-CTLFireability-12 893407 m, 69017 m/sec, 5642722 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 17/294 7/32 LeafsetExtension-PT-S08C3-CTLFireability-12 1246208 m, 70560 m/sec, 7895687 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 22/294 9/32 LeafsetExtension-PT-S08C3-CTLFireability-12 1593129 m, 69384 m/sec, 10136823 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 27/294 11/32 LeafsetExtension-PT-S08C3-CTLFireability-12 1938889 m, 69152 m/sec, 12382709 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 32/294 13/32 LeafsetExtension-PT-S08C3-CTLFireability-12 2270640 m, 66350 m/sec, 14582452 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 37/294 15/32 LeafsetExtension-PT-S08C3-CTLFireability-12 2614353 m, 68742 m/sec, 16755814 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 42/294 17/32 LeafsetExtension-PT-S08C3-CTLFireability-12 2956065 m, 68342 m/sec, 18927769 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 47/294 19/32 LeafsetExtension-PT-S08C3-CTLFireability-12 3304274 m, 69641 m/sec, 21179415 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 52/294 21/32 LeafsetExtension-PT-S08C3-CTLFireability-12 3647991 m, 68743 m/sec, 23405853 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 57/294 23/32 LeafsetExtension-PT-S08C3-CTLFireability-12 3995670 m, 69535 m/sec, 25652508 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 62/294 24/32 LeafsetExtension-PT-S08C3-CTLFireability-12 4332647 m, 67395 m/sec, 27877612 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 67/294 26/32 LeafsetExtension-PT-S08C3-CTLFireability-12 4662288 m, 65928 m/sec, 30024334 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 72/294 28/32 LeafsetExtension-PT-S08C3-CTLFireability-12 4993757 m, 66293 m/sec, 32200329 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 77/294 30/32 LeafsetExtension-PT-S08C3-CTLFireability-12 5339073 m, 69063 m/sec, 34376479 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 82/294 32/32 LeafsetExtension-PT-S08C3-CTLFireability-12 5676578 m, 67501 m/sec, 36598284 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 LeafsetExtension-PT-S08C3-CTLFireability-11
lola: time limit : 313 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/313 3/32 LeafsetExtension-PT-S08C3-CTLFireability-11 525570 m, 105114 m/sec, 2497078 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/313 6/32 LeafsetExtension-PT-S08C3-CTLFireability-11 1031398 m, 101165 m/sec, 4953460 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/313 9/32 LeafsetExtension-PT-S08C3-CTLFireability-11 1540964 m, 101913 m/sec, 7413112 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/313 12/32 LeafsetExtension-PT-S08C3-CTLFireability-11 2039704 m, 99748 m/sec, 9872806 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/313 15/32 LeafsetExtension-PT-S08C3-CTLFireability-11 2539842 m, 100027 m/sec, 12272973 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/313 17/32 LeafsetExtension-PT-S08C3-CTLFireability-11 3032659 m, 98563 m/sec, 14683209 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/313 20/32 LeafsetExtension-PT-S08C3-CTLFireability-11 3531197 m, 99707 m/sec, 17096750 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/313 23/32 LeafsetExtension-PT-S08C3-CTLFireability-11 4034442 m, 100649 m/sec, 19522030 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/313 25/32 LeafsetExtension-PT-S08C3-CTLFireability-11 4508509 m, 94813 m/sec, 21874737 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/313 28/32 LeafsetExtension-PT-S08C3-CTLFireability-11 4999483 m, 98194 m/sec, 24258272 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/313 31/32 LeafsetExtension-PT-S08C3-CTLFireability-11 5496150 m, 99333 m/sec, 26672342 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 LeafsetExtension-PT-S08C3-CTLFireability-09
lola: time limit : 338 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-09
lola: result : true
lola: markings : 508
lola: fired transitions : 692
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 LeafsetExtension-PT-S08C3-CTLFireability-03
lola: time limit : 376 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/376 2/32 LeafsetExtension-PT-S08C3-CTLFireability-03 333533 m, 66706 m/sec, 2463433 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/376 4/32 LeafsetExtension-PT-S08C3-CTLFireability-03 660913 m, 65476 m/sec, 4918495 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/376 6/32 LeafsetExtension-PT-S08C3-CTLFireability-03 975352 m, 62887 m/sec, 7331841 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/376 8/32 LeafsetExtension-PT-S08C3-CTLFireability-03 1298953 m, 64720 m/sec, 9770115 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/376 10/32 LeafsetExtension-PT-S08C3-CTLFireability-03 1615623 m, 63334 m/sec, 12194070 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/376 11/32 LeafsetExtension-PT-S08C3-CTLFireability-03 1933457 m, 63566 m/sec, 14626028 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-00: EG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/376 13/32 LeafsetExtension-PT-S08C3-CTLFireability-03 2239021 m, 61112 m/sec, 17015649 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-03
lola: result : false
lola: markings : 2407716
lola: fired transitions : 18321934
lola: time used : 38.000000
lola: memory pages used : 14
lola: LAUNCH task # 7 (type EXCL) for 6 LeafsetExtension-PT-S08C3-CTLFireability-02
lola: time limit : 418 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-02
lola: result : false
lola: markings : 34249
lola: fired transitions : 62517
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 LeafsetExtension-PT-S08C3-CTLFireability-07
lola: time limit : 478 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-07
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 LeafsetExtension-PT-S08C3-CTLFireability-00
lola: time limit : 557 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-00
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 18 LeafsetExtension-PT-S08C3-CTLFireability-06
lola: time limit : 669 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-06
lola: result : true
lola: markings : 543022
lola: fired transitions : 943335
lola: time used : 2.000000
lola: memory pages used : 4
lola: LAUNCH task # 13 (type EXCL) for 12 LeafsetExtension-PT-S08C3-CTLFireability-04
lola: time limit : 836 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-04
lola: result : false
lola: markings : 3377
lola: fired transitions : 7117
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 LeafsetExtension-PT-S08C3-CTLFireability-10
lola: time limit : 1115 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-10
lola: result : false
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 LeafsetExtension-PT-S08C3-CTLFireability-08
lola: time limit : 1672 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-08
lola: result : false
lola: markings : 14
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 LeafsetExtension-PT-S08C3-CTLFireability-05
lola: time limit : 3345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-00: EG true state space / EG
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL true LTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG true state space /EFEG
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 0/3345 1/32 LeafsetExtension-PT-S08C3-CTLFireability-05 2212 m, 442 m/sec, 4062 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 16 (type EXCL) for LeafsetExtension-PT-S08C3-CTLFireability-05
lola: result : false
lola: markings : 128114
lola: fired transitions : 375375
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LeafsetExtension-PT-S08C3-CTLFireability-00: EG true state space / EG
LeafsetExtension-PT-S08C3-CTLFireability-01: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-02: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-03: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-04: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-05: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-06: SP ACTL true LTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-07: EFEG true state space /EFEG
LeafsetExtension-PT-S08C3-CTLFireability-08: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-09: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-10: CTL false CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-11: CTL unknown AGGR
LeafsetExtension-PT-S08C3-CTLFireability-12: CTL unknown AGGR
LeafsetExtension-PT-S08C3-CTLFireability-13: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-14: CTL true CTL model checker
LeafsetExtension-PT-S08C3-CTLFireability-15: CTL unknown AGGR


Time elapsed: 256 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LeafsetExtension-PT-S08C3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is LeafsetExtension-PT-S08C3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856416100458"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LeafsetExtension-PT-S08C3.tgz
mv LeafsetExtension-PT-S08C3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;