Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415800228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is JoinFreeModules-PT-5000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415800228
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 17M
-rw-r--r-- 1 mcc users 7.0K Feb 25 12:18 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 25 12:18 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 25 12:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 12:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 16:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Feb 25 12:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 12:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Feb 25 12:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-00
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-01
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-02
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-03
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-04
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-05
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-06
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-07
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-08
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-09
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-10
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-11
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-12
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-13
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-14
FORMULA_NAME JoinFreeModules-PT-5000-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1679441602947

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=JoinFreeModules-PT-5000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-21 23:33:24] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 23:33:24] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 23:33:25] [INFO ] Load time of PNML (sax parser for PT used): 844 ms
[2023-03-21 23:33:25] [INFO ] Transformed 25001 places.
[2023-03-21 23:33:25] [INFO ] Transformed 40001 transitions.
[2023-03-21 23:33:25] [INFO ] Parsed PT model containing 25001 places and 40001 transitions and 115002 arcs in 1069 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 28 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
Reduce places removed 1 places and 0 transitions.
FORMULA JoinFreeModules-PT-5000-LTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-5000-LTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-5000-LTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 28 out of 25000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 7737 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
// Phase 1: matrix 40001 rows 25000 cols
[2023-03-21 23:33:33] [INFO ] Computed 5000 place invariants in 182 ms
[2023-03-21 23:33:36] [INFO ] Dead Transitions using invariants and state equation in 2457 ms found 0 transitions.
[2023-03-21 23:33:36] [INFO ] Invariant cache hit.
[2023-03-21 23:33:42] [INFO ] Implicit Places using invariants in 6156 ms returned []
Implicit Place search using SMT only with invariants took 6160 ms to find 0 implicit places.
[2023-03-21 23:33:42] [INFO ] Invariant cache hit.
[2023-03-21 23:33:44] [INFO ] Dead Transitions using invariants and state equation in 1888 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18279 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Support contains 28 out of 25000 places after structural reductions.
[2023-03-21 23:33:45] [INFO ] Flatten gal took : 1115 ms
[2023-03-21 23:33:46] [INFO ] Flatten gal took : 807 ms
[2023-03-21 23:33:48] [INFO ] Input system was already deterministic with 40001 transitions.
Support contains 25 out of 25000 places (down from 28) after GAL structural reductions.
Incomplete random walk after 10005 steps, including 2 resets, run finished after 1969 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 254 ms. (steps per millisecond=3 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 238 ms. (steps per millisecond=4 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 240 ms. (steps per millisecond=4 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 236 ms. (steps per millisecond=4 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 238 ms. (steps per millisecond=4 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 238 ms. (steps per millisecond=4 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 239 ms. (steps per millisecond=4 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 221 ms. (steps per millisecond=4 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 271 ms. (steps per millisecond=3 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 191 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 189 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 190 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 190 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 194 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 188 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 189 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 189 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 274 ms. (steps per millisecond=3 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 187 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 189 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 190 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 189 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 191 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 189 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 188 ms. (steps per millisecond=5 ) properties (out of 25) seen :0
Probabilistic random walk after 63014 steps, saw 62999 distinct states, run finished after 21250 ms. (steps per millisecond=2 ) properties seen :5
Running SMT prover for 20 properties.
[2023-03-21 23:34:16] [INFO ] Invariant cache hit.
[2023-03-21 23:34:28] [INFO ] [Real]Absence check using 5000 positive place invariants in 3324 ms returned sat
[2023-03-21 23:34:41] [INFO ] After 11934ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2 real:17
[2023-03-21 23:34:41] [INFO ] State equation strengthened by 5000 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-21 23:34:41] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-21 23:34:41] [INFO ] After 25109ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 20 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 20 out of 25000 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Graph (complete) has 60000 edges and 25000 vertex of which 100 are kept as prefixes of interest. Removing 24900 places using SCC suffix rule.50 ms
Discarding 24900 places :
Also discarding 39840 output transitions
Drop transitions removed 39840 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 100 transition count 160
Applied a total of 2 rules in 162 ms. Remains 100 /25000 variables (removed 24900) and now considering 160/40001 (removed 39841) transitions.
// Phase 1: matrix 160 rows 100 cols
[2023-03-21 23:34:42] [INFO ] Computed 20 place invariants in 1 ms
[2023-03-21 23:34:42] [INFO ] Dead Transitions using invariants and state equation in 210 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 373 ms. Remains : 100/25000 places, 160/40001 transitions.
Incomplete random walk after 10005 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=909 ) properties (out of 20) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 19) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 18) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 17) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 14) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 13) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
[2023-03-21 23:34:42] [INFO ] Invariant cache hit.
[2023-03-21 23:34:42] [INFO ] [Real]Absence check using 20 positive place invariants in 3 ms returned sat
[2023-03-21 23:34:42] [INFO ] After 164ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-21 23:34:42] [INFO ] [Nat]Absence check using 20 positive place invariants in 3 ms returned sat
[2023-03-21 23:34:42] [INFO ] After 299ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-21 23:34:42] [INFO ] State equation strengthened by 20 read => feed constraints.
[2023-03-21 23:34:43] [INFO ] After 100ms SMT Verify possible using 20 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-03-21 23:34:43] [INFO ] After 228ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 120 ms.
[2023-03-21 23:34:43] [INFO ] After 768ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Fused 8 Parikh solutions to 7 different solutions.
Finished Parikh walk after 51032 steps, including 0 resets, run visited all 8 properties in 648 ms. (steps per millisecond=78 )
Parikh walk visited 8 properties in 648 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-12 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)&&X(F(p1)))))'
Support contains 2 out of 25000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 2942 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
// Phase 1: matrix 40001 rows 25000 cols
[2023-03-21 23:34:54] [INFO ] Computed 5000 place invariants in 102 ms
[2023-03-21 23:34:56] [INFO ] Dead Transitions using invariants and state equation in 2082 ms found 0 transitions.
[2023-03-21 23:34:56] [INFO ] Invariant cache hit.
[2023-03-21 23:35:02] [INFO ] Implicit Places using invariants in 6175 ms returned []
Implicit Place search using SMT only with invariants took 6176 ms to find 0 implicit places.
[2023-03-21 23:35:02] [INFO ] Invariant cache hit.
[2023-03-21 23:35:04] [INFO ] Dead Transitions using invariants and state equation in 1924 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13130 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 215 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1)]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 1}, { cond=p0, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 0}, { cond=p0, acceptance={} source=1 dest: 1}], [{ cond=(NOT p1), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(LT s11159 5), p1:(GEQ s16684 5)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null][false, false, false]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 10 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-00 finished in 13467 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(X(G(p0)))&&F((X(p1) U p2))))'
Support contains 2 out of 25000 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 2748 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:35:07] [INFO ] Invariant cache hit.
[2023-03-21 23:35:09] [INFO ] Dead Transitions using invariants and state equation in 1913 ms found 0 transitions.
[2023-03-21 23:35:09] [INFO ] Invariant cache hit.
[2023-03-21 23:35:15] [INFO ] Implicit Places using invariants in 6016 ms returned []
Implicit Place search using SMT only with invariants took 6017 ms to find 0 implicit places.
[2023-03-21 23:35:15] [INFO ] Invariant cache hit.
[2023-03-21 23:35:17] [INFO ] Dead Transitions using invariants and state equation in 1942 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12633 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 123 ms :[(NOT p0), true, (OR (NOT p0) (NOT p2)), (OR (NOT p0) (NOT p2))]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={0} source=1 dest: 1}], [{ cond=p2, acceptance={} source=2 dest: 0}, { cond=(NOT p2), acceptance={} source=2 dest: 3}], [{ cond=(AND p2 p0), acceptance={0} source=3 dest: 0}, { cond=(NOT p0), acceptance={0} source=3 dest: 1}, { cond=(AND (NOT p2) p0), acceptance={0} source=3 dest: 3}]], initial=2, aps=[p0:(GEQ s7301 2), p2:(LT s11627 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 5 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-01 finished in 12839 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(F(p0))||(X(!p0)&&F(p1))))'
Support contains 2 out of 25000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 6491 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:35:24] [INFO ] Invariant cache hit.
[2023-03-21 23:35:26] [INFO ] Dead Transitions using invariants and state equation in 1960 ms found 0 transitions.
[2023-03-21 23:35:26] [INFO ] Invariant cache hit.
[2023-03-21 23:35:32] [INFO ] Implicit Places using invariants in 6137 ms returned []
Implicit Place search using SMT only with invariants took 6138 ms to find 0 implicit places.
[2023-03-21 23:35:32] [INFO ] Invariant cache hit.
[2023-03-21 23:35:34] [INFO ] Dead Transitions using invariants and state equation in 1986 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16577 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 216 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), false, (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p0)]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-02 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}, { cond=(NOT p1), acceptance={} source=0 dest: 3}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 1}], [{ cond=p0, acceptance={} source=2 dest: 4}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 1}, { cond=(NOT p1), acceptance={} source=3 dest: 3}], [{ cond=true, acceptance={} source=4 dest: 4}, { cond=(NOT p0), acceptance={} source=4 dest: 5}], [{ cond=(NOT p0), acceptance={0} source=5 dest: 5}]], initial=0, aps=[p0:(GEQ s20933 4), p1:(LT s17611 2)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Product exploration timeout after 11520 steps with 5760 reset in 10004 ms.
Product exploration timeout after 11230 steps with 5615 reset in 10002 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT p0))]
False Knowledge obtained : [(X (NOT p1)), (X p1), (X (AND (NOT p0) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p1))))]
Property proved to be true thanks to knowledge :(X (NOT p0))
Knowledge based reduction with 2 factoid took 146 ms. Reduced automaton from 6 states, 10 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA JoinFreeModules-PT-5000-LTLFireability-02 TRUE TECHNIQUES KNOWLEDGE
Treatment of property JoinFreeModules-PT-5000-LTLFireability-02 finished in 45199 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((((p0 U p1)&&G(p2)) U X(p1)))'
Support contains 3 out of 25000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 6521 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:36:09] [INFO ] Invariant cache hit.
[2023-03-21 23:36:11] [INFO ] Dead Transitions using invariants and state equation in 1992 ms found 0 transitions.
[2023-03-21 23:36:11] [INFO ] Invariant cache hit.
[2023-03-21 23:36:17] [INFO ] Implicit Places using invariants in 5994 ms returned []
Implicit Place search using SMT only with invariants took 5998 ms to find 0 implicit places.
[2023-03-21 23:36:17] [INFO ] Invariant cache hit.
[2023-03-21 23:36:19] [INFO ] Dead Transitions using invariants and state equation in 2036 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 16563 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 232 ms :[(NOT p1), (NOT p1), (NOT p1), (NOT p1), true, (NOT p2)]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=(OR (AND (NOT p1) (NOT p0)) (NOT p2)), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p1) p0 p2), acceptance={} source=0 dest: 2}, { cond=(OR (AND p1 p2) (AND p0 p2)), acceptance={} source=0 dest: 3}], [{ cond=(NOT p1), acceptance={} source=1 dest: 4}], [{ cond=(AND (NOT p1) p0), acceptance={0} source=2 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=2 dest: 4}], [{ cond=(AND (NOT p1) (NOT p0) p2), acceptance={0} source=3 dest: 1}, { cond=(AND (NOT p1) p0 p2), acceptance={0} source=3 dest: 2}, { cond=(AND (NOT p1) p0 p2), acceptance={0} source=3 dest: 3}, { cond=(AND (NOT p1) (NOT p2)), acceptance={0} source=3 dest: 4}, { cond=(AND (NOT p1) p2), acceptance={0} source=3 dest: 5}], [{ cond=true, acceptance={0} source=4 dest: 4}], [{ cond=(NOT p2), acceptance={} source=5 dest: 4}, { cond=p2, acceptance={} source=5 dest: 5}]], initial=0, aps=[p1:(GEQ s12729 5), p0:(GEQ s19899 5), p2:(LT s16555 3)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 4 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-03 finished in 16872 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(p0))'
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 3606 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:36:23] [INFO ] Invariant cache hit.
[2023-03-21 23:36:25] [INFO ] Dead Transitions using invariants and state equation in 1870 ms found 0 transitions.
[2023-03-21 23:36:25] [INFO ] Invariant cache hit.
[2023-03-21 23:36:31] [INFO ] Implicit Places using invariants in 5911 ms returned []
Implicit Place search using SMT only with invariants took 5912 ms to find 0 implicit places.
[2023-03-21 23:36:31] [INFO ] Invariant cache hit.
[2023-03-21 23:36:33] [INFO ] Dead Transitions using invariants and state equation in 1936 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13329 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 105 ms :[(NOT p0), (NOT p0), true]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 2}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={0} source=2 dest: 2}]], initial=1, aps=[p0:(GEQ s7950 5)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 4 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-04 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-04 finished in 13505 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 18710 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:36:52] [INFO ] Invariant cache hit.
[2023-03-21 23:36:54] [INFO ] Dead Transitions using invariants and state equation in 1934 ms found 0 transitions.
[2023-03-21 23:36:54] [INFO ] Invariant cache hit.
[2023-03-21 23:37:00] [INFO ] Implicit Places using invariants in 6123 ms returned []
Implicit Place search using SMT only with invariants took 6124 ms to find 0 implicit places.
[2023-03-21 23:37:00] [INFO ] Invariant cache hit.
[2023-03-21 23:37:02] [INFO ] Dead Transitions using invariants and state equation in 1901 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 28675 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 81 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(LT s10254 5)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration timeout after 6910 steps with 0 reset in 10003 ms.
Product exploration timeout after 6520 steps with 0 reset in 10017 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 71 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 71 ms :[(NOT p0), (NOT p0)]
Incomplete random walk after 10006 steps, including 2 resets, run finished after 1837 ms. (steps per millisecond=5 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2127 ms. (steps per millisecond=4 ) properties (out of 1) seen :0
Probabilistic random walk after 31005 steps, saw 31002 distinct states, run finished after 9143 ms. (steps per millisecond=3 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-21 23:37:43] [INFO ] Invariant cache hit.
[2023-03-21 23:37:49] [INFO ] [Real]Absence check using 5000 positive place invariants in 3169 ms returned sat
[2023-03-21 23:38:08] [INFO ] After 25010ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Graph (complete) has 60000 edges and 25000 vertex of which 5 are kept as prefixes of interest. Removing 24995 places using SCC suffix rule.9 ms
Discarding 24995 places :
Also discarding 39992 output transitions
Drop transitions removed 39992 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 5 transition count 8
Applied a total of 2 rules in 47 ms. Remains 5 /25000 variables (removed 24995) and now considering 8/40001 (removed 39993) transitions.
// Phase 1: matrix 8 rows 5 cols
[2023-03-21 23:38:08] [INFO ] Computed 1 place invariants in 0 ms
[2023-03-21 23:38:08] [INFO ] Dead Transitions using invariants and state equation in 22 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 70 ms. Remains : 5/25000 places, 8/40001 transitions.
Finished random walk after 2501 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=2501 )
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : [(F (NOT p0))]
Knowledge based reduction with 2 factoid took 100 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 74 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 72 ms :[(NOT p0), (NOT p0)]
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 16621 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
// Phase 1: matrix 40001 rows 25000 cols
[2023-03-21 23:38:25] [INFO ] Computed 5000 place invariants in 92 ms
[2023-03-21 23:38:27] [INFO ] Dead Transitions using invariants and state equation in 2047 ms found 0 transitions.
[2023-03-21 23:38:27] [INFO ] Invariant cache hit.
[2023-03-21 23:38:33] [INFO ] Implicit Places using invariants in 6021 ms returned []
Implicit Place search using SMT only with invariants took 6025 ms to find 0 implicit places.
[2023-03-21 23:38:33] [INFO ] Invariant cache hit.
[2023-03-21 23:38:35] [INFO ] Dead Transitions using invariants and state equation in 1950 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 26647 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 79 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 64 ms :[(NOT p0), (NOT p0)]
Incomplete random walk after 12506 steps, including 2 resets, run finished after 2407 ms. (steps per millisecond=5 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2218 ms. (steps per millisecond=4 ) properties (out of 1) seen :0
Probabilistic random walk after 39005 steps, saw 39002 distinct states, run finished after 12025 ms. (steps per millisecond=3 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-21 23:39:00] [INFO ] Invariant cache hit.
[2023-03-21 23:39:06] [INFO ] [Real]Absence check using 5000 positive place invariants in 3404 ms returned sat
[2023-03-21 23:39:25] [INFO ] After 25013ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Graph (complete) has 60000 edges and 25000 vertex of which 5 are kept as prefixes of interest. Removing 24995 places using SCC suffix rule.10 ms
Discarding 24995 places :
Also discarding 39992 output transitions
Drop transitions removed 39992 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 5 transition count 8
Applied a total of 2 rules in 42 ms. Remains 5 /25000 variables (removed 24995) and now considering 8/40001 (removed 39993) transitions.
// Phase 1: matrix 8 rows 5 cols
[2023-03-21 23:39:25] [INFO ] Computed 1 place invariants in 1 ms
[2023-03-21 23:39:25] [INFO ] Dead Transitions using invariants and state equation in 35 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 77 ms. Remains : 5/25000 places, 8/40001 transitions.
Incomplete random walk after 10003 steps, including 1 resets, run finished after 3 ms. (steps per millisecond=3334 ) properties (out of 1) seen :0
Finished Best-First random walk after 18 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=18 )
Knowledge obtained : [p0, (X p0)]
False Knowledge obtained : [(F (NOT p0))]
Knowledge based reduction with 2 factoid took 90 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 60 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 70 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 66 ms :[(NOT p0), (NOT p0)]
Product exploration timeout after 7090 steps with 0 reset in 10015 ms.
Product exploration timeout after 6740 steps with 0 reset in 10009 ms.
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 17552 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
// Phase 1: matrix 40001 rows 25000 cols
[2023-03-21 23:40:03] [INFO ] Computed 5000 place invariants in 95 ms
[2023-03-21 23:40:05] [INFO ] Dead Transitions using invariants and state equation in 1996 ms found 0 transitions.
[2023-03-21 23:40:05] [INFO ] Invariant cache hit.
[2023-03-21 23:40:11] [INFO ] Implicit Places using invariants in 5976 ms returned []
Implicit Place search using SMT only with invariants took 5977 ms to find 0 implicit places.
[2023-03-21 23:40:11] [INFO ] Invariant cache hit.
[2023-03-21 23:40:12] [INFO ] Dead Transitions using invariants and state equation in 1886 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 27418 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Treatment of property JoinFreeModules-PT-5000-LTLFireability-06 finished in 220694 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G(F(F((F(!(p0 U p1))&&p2))))||X(F(G(p0)))))'
Support contains 3 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 17419 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:40:31] [INFO ] Invariant cache hit.
[2023-03-21 23:40:33] [INFO ] Dead Transitions using invariants and state equation in 1910 ms found 0 transitions.
[2023-03-21 23:40:33] [INFO ] Invariant cache hit.
[2023-03-21 23:40:39] [INFO ] Implicit Places using invariants in 6118 ms returned []
Implicit Place search using SMT only with invariants took 6120 ms to find 0 implicit places.
[2023-03-21 23:40:39] [INFO ] Invariant cache hit.
[2023-03-21 23:40:41] [INFO ] Dead Transitions using invariants and state equation in 1895 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 27347 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 124 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p0) (NOT p2)), acceptance={} source=0 dest: 2}], [{ cond=p0, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) p1), acceptance={0} source=1 dest: 1}], [{ cond=(AND p0 (NOT p2)), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p0) (NOT p2)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(GEQ s19532 1), p1:(GEQ s21009 5), p2:(LT s2312 2)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration timeout after 6850 steps with 0 reset in 10011 ms.
Product exploration timeout after 6640 steps with 0 reset in 10002 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) (NOT p2)))), (X (NOT (AND (NOT p0) p1))), (X (AND p0 (NOT p2))), (X p0)]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 233 ms. Reduced automaton from 3 states, 7 edges and 3 AP (stutter insensitive) to 3 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 132 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 10003 steps, including 1 resets, run finished after 2090 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2363 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2276 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2379 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2057 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Probabilistic random walk after 82023 steps, saw 81970 distinct states, run finished after 42178 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-21 23:42:03] [INFO ] Invariant cache hit.
[2023-03-21 23:42:14] [INFO ] [Real]Absence check using 5000 positive place invariants in 3956 ms returned sat
[2023-03-21 23:42:28] [INFO ] After 13345ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:2
[2023-03-21 23:42:29] [INFO ] State equation strengthened by 5000 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-21 23:42:29] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-21 23:42:29] [INFO ] After 25179ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 3 out of 25000 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Graph (complete) has 60000 edges and 25000 vertex of which 15 are kept as prefixes of interest. Removing 24985 places using SCC suffix rule.12 ms
Discarding 24985 places :
Also discarding 39976 output transitions
Drop transitions removed 39976 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 15 transition count 24
Applied a total of 2 rules in 72 ms. Remains 15 /25000 variables (removed 24985) and now considering 24/40001 (removed 39977) transitions.
// Phase 1: matrix 24 rows 15 cols
[2023-03-21 23:42:29] [INFO ] Computed 3 place invariants in 2 ms
[2023-03-21 23:42:29] [INFO ] Dead Transitions using invariants and state equation in 89 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 164 ms. Remains : 15/25000 places, 24/40001 transitions.
Incomplete random walk after 10003 steps, including 1 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-21 23:42:29] [INFO ] Invariant cache hit.
[2023-03-21 23:42:29] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-21 23:42:29] [INFO ] After 44ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-21 23:42:29] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-21 23:42:29] [INFO ] After 17ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-21 23:42:29] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-21 23:42:29] [INFO ] After 8ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-21 23:42:29] [INFO ] After 17ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 10 ms.
[2023-03-21 23:42:29] [INFO ] After 77ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Finished Parikh walk after 7513 steps, including 0 resets, run visited all 3 properties in 93 ms. (steps per millisecond=80 )
Parikh walk visited 3 properties in 92 ms.
Knowledge obtained : [(AND p0 (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) (NOT p2)))), (X (NOT (AND (NOT p0) p1))), (X (AND p0 (NOT p2))), (X p0)]
False Knowledge obtained : [(F (NOT (AND p0 (NOT p2)))), (F (AND p1 (NOT p0))), (F (NOT p0)), (F (AND (NOT p0) (NOT p2)))]
Knowledge based reduction with 5 factoid took 361 ms. Reduced automaton from 3 states, 7 edges and 3 AP (stutter insensitive) to 3 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 148 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 128 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Support contains 3 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 28771 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
// Phase 1: matrix 40001 rows 25000 cols
[2023-03-21 23:42:59] [INFO ] Computed 5000 place invariants in 93 ms
[2023-03-21 23:43:01] [INFO ] Dead Transitions using invariants and state equation in 2186 ms found 0 transitions.
[2023-03-21 23:43:01] [INFO ] Invariant cache hit.
[2023-03-21 23:43:07] [INFO ] Implicit Places using invariants in 6207 ms returned []
Implicit Place search using SMT only with invariants took 6209 ms to find 0 implicit places.
[2023-03-21 23:43:07] [INFO ] Invariant cache hit.
[2023-03-21 23:43:09] [INFO ] Dead Transitions using invariants and state equation in 1902 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 39075 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) p0 (NOT p2)), (X (NOT (AND (NOT p0) (NOT p2)))), (X (NOT (AND p1 (NOT p0)))), (X (AND p0 (NOT p2))), (X p0)]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 265 ms. Reduced automaton from 3 states, 7 edges and 3 AP (stutter insensitive) to 3 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 123 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 12505 steps, including 2 resets, run finished after 2164 ms. (steps per millisecond=5 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2341 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2380 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2273 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2057 ms. (steps per millisecond=4 ) properties (out of 4) seen :0
Probabilistic random walk after 81023 steps, saw 80970 distinct states, run finished after 43718 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-21 23:44:12] [INFO ] Invariant cache hit.
[2023-03-21 23:44:23] [INFO ] [Real]Absence check using 5000 positive place invariants in 3467 ms returned sat
[2023-03-21 23:44:37] [INFO ] After 12480ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:2
[2023-03-21 23:44:38] [INFO ] State equation strengthened by 5000 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-21 23:44:38] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-21 23:44:38] [INFO ] After 25444ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 4 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 3 out of 25000 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Graph (complete) has 60000 edges and 25000 vertex of which 15 are kept as prefixes of interest. Removing 24985 places using SCC suffix rule.15 ms
Discarding 24985 places :
Also discarding 39976 output transitions
Drop transitions removed 39976 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 15 transition count 24
Applied a total of 2 rules in 67 ms. Remains 15 /25000 variables (removed 24985) and now considering 24/40001 (removed 39977) transitions.
// Phase 1: matrix 24 rows 15 cols
[2023-03-21 23:44:38] [INFO ] Computed 3 place invariants in 6 ms
[2023-03-21 23:44:38] [INFO ] Dead Transitions using invariants and state equation in 57 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 133 ms. Remains : 15/25000 places, 24/40001 transitions.
Incomplete random walk after 12505 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=2501 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-21 23:44:38] [INFO ] Invariant cache hit.
[2023-03-21 23:44:38] [INFO ] [Real]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-21 23:44:38] [INFO ] After 44ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-21 23:44:38] [INFO ] [Nat]Absence check using 3 positive place invariants in 1 ms returned sat
[2023-03-21 23:44:38] [INFO ] After 17ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-21 23:44:38] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-21 23:44:38] [INFO ] After 8ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-21 23:44:38] [INFO ] After 18ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 8 ms.
[2023-03-21 23:44:38] [INFO ] After 75ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Finished Parikh walk after 7513 steps, including 0 resets, run visited all 3 properties in 130 ms. (steps per millisecond=57 )
Parikh walk visited 3 properties in 130 ms.
Knowledge obtained : [(AND (NOT p1) p0 (NOT p2)), (X (NOT (AND (NOT p0) (NOT p2)))), (X (NOT (AND p1 (NOT p0)))), (X (AND p0 (NOT p2))), (X p0)]
False Knowledge obtained : [(F (NOT (AND p0 (NOT p2)))), (F (AND p1 (NOT p0))), (F (NOT p0)), (F (AND (NOT p0) (NOT p2)))]
Knowledge based reduction with 5 factoid took 751 ms. Reduced automaton from 3 states, 7 edges and 3 AP (stutter insensitive) to 3 states, 7 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 158 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 119 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 129 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) p1)), (AND (NOT p0) p1), (AND (NOT p0) (NOT p2))]
Product exploration timeout after 6710 steps with 0 reset in 10006 ms.
Product exploration timeout after 6420 steps with 0 reset in 10006 ms.
Support contains 3 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 33405 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
// Phase 1: matrix 40001 rows 25000 cols
[2023-03-21 23:45:33] [INFO ] Computed 5000 place invariants in 88 ms
[2023-03-21 23:45:35] [INFO ] Dead Transitions using invariants and state equation in 2060 ms found 0 transitions.
[2023-03-21 23:45:35] [INFO ] Invariant cache hit.
[2023-03-21 23:45:41] [INFO ] Implicit Places using invariants in 6155 ms returned []
Implicit Place search using SMT only with invariants took 6156 ms to find 0 implicit places.
[2023-03-21 23:45:41] [INFO ] Invariant cache hit.
[2023-03-21 23:45:43] [INFO ] Dead Transitions using invariants and state equation in 1918 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 43544 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Treatment of property JoinFreeModules-PT-5000-LTLFireability-07 finished in 330123 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 15212 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:45:59] [INFO ] Invariant cache hit.
[2023-03-21 23:46:01] [INFO ] Dead Transitions using invariants and state equation in 1948 ms found 0 transitions.
[2023-03-21 23:46:01] [INFO ] Invariant cache hit.
[2023-03-21 23:46:07] [INFO ] Implicit Places using invariants in 6049 ms returned []
Implicit Place search using SMT only with invariants took 6050 ms to find 0 implicit places.
[2023-03-21 23:46:07] [INFO ] Invariant cache hit.
[2023-03-21 23:46:09] [INFO ] Dead Transitions using invariants and state equation in 1963 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 25176 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 56 ms :[(NOT p0)]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(LT s14057 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 4 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-08 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-08 finished in 25323 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 18851 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:46:28] [INFO ] Invariant cache hit.
[2023-03-21 23:46:30] [INFO ] Dead Transitions using invariants and state equation in 1924 ms found 0 transitions.
[2023-03-21 23:46:30] [INFO ] Invariant cache hit.
[2023-03-21 23:46:36] [INFO ] Implicit Places using invariants in 6010 ms returned []
Implicit Place search using SMT only with invariants took 6011 ms to find 0 implicit places.
[2023-03-21 23:46:36] [INFO ] Invariant cache hit.
[2023-03-21 23:46:38] [INFO ] Dead Transitions using invariants and state equation in 1903 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 28965 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(GEQ s12821 2)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 4 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-10 finished in 29069 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&F(p1)))'
Support contains 2 out of 25000 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 17412 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:46:56] [INFO ] Invariant cache hit.
[2023-03-21 23:46:58] [INFO ] Dead Transitions using invariants and state equation in 1929 ms found 0 transitions.
[2023-03-21 23:46:58] [INFO ] Invariant cache hit.
[2023-03-21 23:47:04] [INFO ] Implicit Places using invariants in 6015 ms returned []
Implicit Place search using SMT only with invariants took 6030 ms to find 0 implicit places.
[2023-03-21 23:47:04] [INFO ] Invariant cache hit.
[2023-03-21 23:47:06] [INFO ] Dead Transitions using invariants and state equation in 1997 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 27372 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 121 ms :[(NOT p1), (NOT p0), (OR (NOT p0) (NOT p1))]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=(NOT p1), acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}], [{ cond=(AND p0 (NOT p1)), acceptance={0} source=2 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={0} source=2 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=2 dest: 2}]], initial=2, aps=[p1:(LT s9701 2), p0:(GEQ s24201 2)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 5 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-11 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-11 finished in 27574 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(G((F(p0) U p1)))||G((p0||G(p2))))))'
Support contains 3 out of 25000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 3978 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:47:10] [INFO ] Invariant cache hit.
[2023-03-21 23:47:12] [INFO ] Dead Transitions using invariants and state equation in 2020 ms found 0 transitions.
[2023-03-21 23:47:12] [INFO ] Invariant cache hit.
[2023-03-21 23:47:18] [INFO ] Implicit Places using invariants in 6013 ms returned []
Implicit Place search using SMT only with invariants took 6014 ms to find 0 implicit places.
[2023-03-21 23:47:18] [INFO ] Invariant cache hit.
[2023-03-21 23:47:20] [INFO ] Dead Transitions using invariants and state equation in 1916 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13930 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 220 ms :[(AND (NOT p0) (NOT p2) (NOT p1)), (NOT p1), (AND (NOT p0) (NOT p1)), (NOT p1), (AND (NOT p1) (NOT p2)), (AND (NOT p0) (NOT p2) (NOT p1))]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-13 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p2)), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={} source=0 dest: 2}, { cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={} source=0 dest: 3}, { cond=(AND (NOT p0) p2), acceptance={} source=0 dest: 4}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 2}, { cond=(NOT p1), acceptance={} source=1 dest: 3}], [{ cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 2}, { cond=(NOT p1), acceptance={0} source=3 dest: 3}], [{ cond=(NOT p2), acceptance={} source=4 dest: 1}, { cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={} source=4 dest: 2}, { cond=(AND (NOT p2) (NOT p1)), acceptance={} source=4 dest: 3}, { cond=p2, acceptance={} source=4 dest: 4}], [{ cond=true, acceptance={} source=5 dest: 0}]], initial=5, aps=[p0:(GEQ s21720 5), p2:(GEQ s23638 4), p1:(GEQ s22855 5)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 4 ms.
FORMULA JoinFreeModules-PT-5000-LTLFireability-13 FALSE TECHNIQUES STUTTER_TEST
Treatment of property JoinFreeModules-PT-5000-LTLFireability-13 finished in 14229 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((G(p0)||X(X(G(p1)))))))'
Support contains 2 out of 25000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25000/25000 places, 40001/40001 transitions.
Applied a total of 0 rules in 3688 ms. Remains 25000 /25000 variables (removed 0) and now considering 40001/40001 (removed 0) transitions.
[2023-03-21 23:47:24] [INFO ] Invariant cache hit.
[2023-03-21 23:47:26] [INFO ] Dead Transitions using invariants and state equation in 1915 ms found 0 transitions.
[2023-03-21 23:47:26] [INFO ] Invariant cache hit.
[2023-03-21 23:47:32] [INFO ] Implicit Places using invariants in 5916 ms returned []
Implicit Place search using SMT only with invariants took 5917 ms to find 0 implicit places.
[2023-03-21 23:47:32] [INFO ] Invariant cache hit.
[2023-03-21 23:47:33] [INFO ] Dead Transitions using invariants and state equation in 1897 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13419 ms. Remains : 25000/25000 places, 40001/40001 transitions.
Stuttering acceptance computed with spot in 311 ms :[true, (NOT p1), (AND (NOT p1) (NOT p0)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : JoinFreeModules-PT-5000-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p1), acceptance={} source=1 dest: 0}, { cond=p1, acceptance={} source=1 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 1}, { cond=(AND p0 p1), acceptance={} source=2 dest: 2}, { cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 3}], [{ cond=(NOT p0), acceptance={} source=3 dest: 0}, { cond=p0, acceptance={} source=3 dest: 3}], [{ cond=true, acceptance={} source=4 dest: 1}], [{ cond=(NOT p0), acceptance={} source=5 dest: 1}, { cond=p0, acceptance={} source=5 dest: 2}], [{ cond=(NOT p0), acceptance={} source=6 dest: 4}, { cond=p0, acceptance={} source=6 dest: 5}], [{ cond=true, acceptance={} source=7 dest: 6}], [{ cond=true, acceptance={} source=8 dest: 7}]], initial=8, aps=[p1:(GEQ s1343 4), p0:(GEQ s122 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null, null, null][false, false, false, false, false, false, false, false, false]]
Product exploration timeout after 7190 steps with 0 reset in 10010 ms.
Product exploration timeout after 6810 steps with 0 reset in 10003 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) p0)]
False Knowledge obtained : []
Knowledge based reduction with 1 factoid took 125 ms. Reduced automaton from 9 states, 16 edges and 2 AP (stutter sensitive) to 9 states, 16 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 316 ms :[true, (NOT p1), (AND (NOT p1) (NOT p0)), (NOT p0), (NOT p1), (AND (NOT p0) (NOT p1)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Incomplete random walk after 12506 steps, including 2 resets, run finished after 2918 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2245 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2253 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2125 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2127 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2179 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 0 resets, run finished after 2102 ms. (steps per millisecond=4 ) properties (out of 6) seen :0
starting LoLA
BK_INPUT JoinFreeModules-PT-5000
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
LTLFireability

FORMULA JoinFreeModules-PT-5000-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-5000-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679443077986

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:418
lola: rewrite Frontend/Parser/formula_rewrite.k:493
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 80 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 38 (type CNST) for 35 JoinFreeModules-PT-5000-LTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 38 (type CNST) for JoinFreeModules-PT-5000-LTLFireability-09
lola: result : false
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 76 (type SKEL/SRCH) for 52 JoinFreeModules-PT-5000-LTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for JoinFreeModules-PT-5000-LTLFireability-12
lola: result : false
lola: markings : 3341
lola: fired transitions : 3342
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 421 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 426 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 431 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-15: CONJ 0 0 0 0 4 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 441 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 80 (type EXCL) for 61 JoinFreeModules-PT-5000-LTLFireability-15
lola: time limit : 157 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type FNDP) for 61 JoinFreeModules-PT-5000-LTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 61 JoinFreeModules-PT-5000-LTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 61 JoinFreeModules-PT-5000-LTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type EXCL) for JoinFreeModules-PT-5000-LTLFireability-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 78 (type FNDP) for JoinFreeModules-PT-5000-LTLFireability-15 (obsolete)
lola: CANCELED task # 79 (type EQUN) for JoinFreeModules-PT-5000-LTLFireability-15 (obsolete)
lola: CANCELED task # 81 (type SRCH) for JoinFreeModules-PT-5000-LTLFireability-15 (obsolete)
lola: FINISHED task # 81 (type SRCH) for JoinFreeModules-PT-5000-LTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 78 (type FNDP) for JoinFreeModules-PT-5000-LTLFireability-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing
JoinFreeModules-PT-5000-LTLFireability-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 446 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/LTLFireability-79.sara.

lola: FINISHED task # 79 (type EQUN) for JoinFreeModules-PT-5000-LTLFireability-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing
JoinFreeModules-PT-5000-LTLFireability-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 451 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing
JoinFreeModules-PT-5000-LTLFireability-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 457 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing
JoinFreeModules-PT-5000-LTLFireability-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 462 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing
JoinFreeModules-PT-5000-LTLFireability-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 467 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-5000-LTLFireability-09: CONJ false preprocessing
JoinFreeModules-PT-5000-LTLFireability-15: CONJ false state space

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-5000-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
JoinFreeModules-PT-5000-LTLFireability-05: AU 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
JoinFreeModules-PT-5000-LTLFireability-14: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 472 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 1262 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-5000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is JoinFreeModules-PT-5000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415800228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-5000.tgz
mv JoinFreeModules-PT-5000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;