About the Execution of LoLa+red for JoinFreeModules-PT-0200
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7922.331 | 144436.00 | 168113.00 | 700.70 | FFT?FFTFTFFT?TTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415700194.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is JoinFreeModules-PT-0200, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415700194
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 992K
-rw-r--r-- 1 mcc users 7.5K Feb 25 11:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 11:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.4K Feb 25 11:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 11:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 5.7K Feb 25 11:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 47K Feb 25 11:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 11:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 25 11:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 613K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-00
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-01
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-02
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-03
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-04
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-05
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-06
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-07
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-08
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-09
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-10
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-11
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-12
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-13
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-14
FORMULA_NAME JoinFreeModules-PT-0200-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679436765966
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=JoinFreeModules-PT-0200
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-21 22:12:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 22:12:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 22:12:47] [INFO ] Load time of PNML (sax parser for PT used): 102 ms
[2023-03-21 22:12:47] [INFO ] Transformed 1001 places.
[2023-03-21 22:12:47] [INFO ] Transformed 1601 transitions.
[2023-03-21 22:12:47] [INFO ] Parsed PT model containing 1001 places and 1601 transitions and 4602 arcs in 171 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 5 formulas.
Reduce places removed 1 places and 0 transitions.
FORMULA JoinFreeModules-PT-0200-CTLFireability-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0200-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0200-CTLFireability-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0200-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0200-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 65 out of 1000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 80 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
// Phase 1: matrix 1601 rows 1000 cols
[2023-03-21 22:12:47] [INFO ] Computed 200 place invariants in 38 ms
[2023-03-21 22:12:48] [INFO ] Dead Transitions using invariants and state equation in 1020 ms found 0 transitions.
[2023-03-21 22:12:48] [INFO ] Invariant cache hit.
[2023-03-21 22:12:48] [INFO ] Implicit Places using invariants in 167 ms returned []
[2023-03-21 22:12:48] [INFO ] Invariant cache hit.
[2023-03-21 22:12:49] [INFO ] State equation strengthened by 200 read => feed constraints.
[2023-03-21 22:12:49] [INFO ] Implicit Places using invariants and state equation in 523 ms returned []
Implicit Place search using SMT with State Equation took 692 ms to find 0 implicit places.
[2023-03-21 22:12:49] [INFO ] Invariant cache hit.
[2023-03-21 22:12:49] [INFO ] Dead Transitions using invariants and state equation in 562 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2379 ms. Remains : 1000/1000 places, 1601/1601 transitions.
Support contains 65 out of 1000 places after structural reductions.
[2023-03-21 22:12:50] [INFO ] Flatten gal took : 113 ms
[2023-03-21 22:12:50] [INFO ] Flatten gal took : 62 ms
[2023-03-21 22:12:50] [INFO ] Input system was already deterministic with 1601 transitions.
Incomplete random walk after 10013 steps, including 2 resets, run finished after 144 ms. (steps per millisecond=69 ) properties (out of 54) seen :13
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 41) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 40) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 39) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 38) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 37) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 36) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 35) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 34) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 33) seen :1
Running SMT prover for 32 properties.
[2023-03-21 22:12:51] [INFO ] Invariant cache hit.
[2023-03-21 22:12:51] [INFO ] [Real]Absence check using 200 positive place invariants in 31 ms returned sat
[2023-03-21 22:12:52] [INFO ] After 1715ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:32
[2023-03-21 22:12:53] [INFO ] [Nat]Absence check using 200 positive place invariants in 32 ms returned sat
[2023-03-21 22:12:57] [INFO ] After 3527ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :32
[2023-03-21 22:12:57] [INFO ] State equation strengthened by 200 read => feed constraints.
[2023-03-21 22:13:01] [INFO ] After 4331ms SMT Verify possible using 200 Read/Feed constraints in natural domain returned unsat :0 sat :32
[2023-03-21 22:13:08] [INFO ] After 10877ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :32
Attempting to minimize the solution found.
Minimization took 5439 ms.
[2023-03-21 22:13:13] [INFO ] After 20882ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :32
Fused 32 Parikh solutions to 30 different solutions.
Parikh walk visited 29 properties in 30940 ms.
Support contains 3 out of 1000 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Graph (complete) has 2400 edges and 1000 vertex of which 15 are kept as prefixes of interest. Removing 985 places using SCC suffix rule.3 ms
Discarding 985 places :
Also discarding 1576 output transitions
Drop transitions removed 1576 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 15 transition count 24
Applied a total of 2 rules in 11 ms. Remains 15 /1000 variables (removed 985) and now considering 24/1601 (removed 1577) transitions.
// Phase 1: matrix 24 rows 15 cols
[2023-03-21 22:13:44] [INFO ] Computed 3 place invariants in 0 ms
[2023-03-21 22:13:44] [INFO ] Dead Transitions using invariants and state equation in 35 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 47 ms. Remains : 15/1000 places, 24/1601 transitions.
Finished random walk after 1031 steps, including 0 resets, run visited all 3 properties in 2 ms. (steps per millisecond=515 )
[2023-03-21 22:13:44] [INFO ] Flatten gal took : 48 ms
[2023-03-21 22:13:44] [INFO ] Flatten gal took : 41 ms
[2023-03-21 22:13:44] [INFO ] Input system was already deterministic with 1601 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 23 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
// Phase 1: matrix 1601 rows 1000 cols
[2023-03-21 22:13:44] [INFO ] Computed 200 place invariants in 6 ms
[2023-03-21 22:13:45] [INFO ] Dead Transitions using invariants and state equation in 623 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 647 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:45] [INFO ] Flatten gal took : 46 ms
[2023-03-21 22:13:45] [INFO ] Flatten gal took : 37 ms
[2023-03-21 22:13:45] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 13 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:45] [INFO ] Invariant cache hit.
[2023-03-21 22:13:46] [INFO ] Dead Transitions using invariants and state equation in 619 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 634 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:46] [INFO ] Flatten gal took : 34 ms
[2023-03-21 22:13:46] [INFO ] Flatten gal took : 32 ms
[2023-03-21 22:13:46] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 11 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:46] [INFO ] Invariant cache hit.
[2023-03-21 22:13:47] [INFO ] Dead Transitions using invariants and state equation in 597 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 610 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:47] [INFO ] Flatten gal took : 30 ms
[2023-03-21 22:13:47] [INFO ] Flatten gal took : 32 ms
[2023-03-21 22:13:47] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 11 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:47] [INFO ] Invariant cache hit.
[2023-03-21 22:13:47] [INFO ] Dead Transitions using invariants and state equation in 597 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 611 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:47] [INFO ] Flatten gal took : 29 ms
[2023-03-21 22:13:47] [INFO ] Flatten gal took : 29 ms
[2023-03-21 22:13:47] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 11 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:47] [INFO ] Invariant cache hit.
[2023-03-21 22:13:48] [INFO ] Dead Transitions using invariants and state equation in 544 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 557 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:48] [INFO ] Flatten gal took : 28 ms
[2023-03-21 22:13:48] [INFO ] Flatten gal took : 28 ms
[2023-03-21 22:13:48] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 11 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:48] [INFO ] Invariant cache hit.
[2023-03-21 22:13:49] [INFO ] Dead Transitions using invariants and state equation in 597 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 609 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:49] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:49] [INFO ] Flatten gal took : 27 ms
[2023-03-21 22:13:49] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 11 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:49] [INFO ] Invariant cache hit.
[2023-03-21 22:13:49] [INFO ] Dead Transitions using invariants and state equation in 605 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 619 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:50] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:50] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:50] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 57 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:50] [INFO ] Invariant cache hit.
[2023-03-21 22:13:50] [INFO ] Dead Transitions using invariants and state equation in 591 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 650 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:50] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:50] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:50] [INFO ] Input system was already deterministic with 1601 transitions.
Incomplete random walk after 10022 steps, including 2 resets, run finished after 79 ms. (steps per millisecond=126 ) properties (out of 1) seen :0
Finished Best-First random walk after 2008 steps, including 0 resets, run visited all 1 properties in 19 ms. (steps per millisecond=105 )
FORMULA JoinFreeModules-PT-0200-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 13 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:50] [INFO ] Invariant cache hit.
[2023-03-21 22:13:51] [INFO ] Dead Transitions using invariants and state equation in 599 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 613 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:51] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:51] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:51] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 14 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:51] [INFO ] Invariant cache hit.
[2023-03-21 22:13:52] [INFO ] Dead Transitions using invariants and state equation in 600 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 615 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:52] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:52] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:52] [INFO ] Input system was already deterministic with 1601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1000/1000 places, 1601/1601 transitions.
Applied a total of 0 rules in 11 ms. Remains 1000 /1000 variables (removed 0) and now considering 1601/1601 (removed 0) transitions.
[2023-03-21 22:13:52] [INFO ] Invariant cache hit.
[2023-03-21 22:13:53] [INFO ] Dead Transitions using invariants and state equation in 594 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 606 ms. Remains : 1000/1000 places, 1601/1601 transitions.
[2023-03-21 22:13:53] [INFO ] Flatten gal took : 26 ms
[2023-03-21 22:13:53] [INFO ] Flatten gal took : 27 ms
[2023-03-21 22:13:53] [INFO ] Input system was already deterministic with 1601 transitions.
[2023-03-21 22:13:53] [INFO ] Flatten gal took : 25 ms
[2023-03-21 22:13:53] [INFO ] Flatten gal took : 25 ms
[2023-03-21 22:13:53] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-21 22:13:53] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1000 places, 1601 transitions and 4600 arcs took 9 ms.
Total runtime 65881 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT JoinFreeModules-PT-0200
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA JoinFreeModules-PT-0200-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0200-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0200-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0200-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0200-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0200-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0200-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA JoinFreeModules-PT-0200-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679436910402
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 38 (type SKEL/SRCH) for 3 JoinFreeModules-PT-0200-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 38 (type SKEL/SRCH) for JoinFreeModules-PT-0200-CTLFireability-01
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: planning for JoinFreeModules-PT-0200-CTLFireability-01 stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 13 (type EXCL) for 12 JoinFreeModules-PT-0200-CTLFireability-05
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 13 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-05
lola: result : false
lola: markings : 4
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 JoinFreeModules-PT-0200-CTLFireability-03
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/359 8/32 JoinFreeModules-PT-0200-CTLFireability-03 266223 m, 53244 m/sec, 664750 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/359 17/32 JoinFreeModules-PT-0200-CTLFireability-03 568005 m, 60356 m/sec, 1418374 t fired, .
Time elapsed: 10 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/359 26/32 JoinFreeModules-PT-0200-CTLFireability-03 870159 m, 60430 m/sec, 2172832 t fired, .
Time elapsed: 15 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 7 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 36 (type EXCL) for 35 JoinFreeModules-PT-0200-CTLFireability-15
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-15
lola: result : false
lola: markings : 2000
lola: fired transitions : 4400
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 28 JoinFreeModules-PT-0200-CTLFireability-13
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 4/447 8/32 JoinFreeModules-PT-0200-CTLFireability-13 252321 m, 50464 m/sec, 631149 t fired, .
Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/447 15/32 JoinFreeModules-PT-0200-CTLFireability-13 501267 m, 49789 m/sec, 1253899 t fired, .
Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/447 23/32 JoinFreeModules-PT-0200-CTLFireability-13 750290 m, 49804 m/sec, 1876815 t fired, .
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/447 30/32 JoinFreeModules-PT-0200-CTLFireability-13 1002302 m, 50402 m/sec, 2507238 t fired, .
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 33 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-13: DISJ 0 1 0 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 31 (type EXCL) for 28 JoinFreeModules-PT-0200-CTLFireability-13
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-13
lola: result : true
lola: markings : 5
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 JoinFreeModules-PT-0200-CTLFireability-12
lola: time limit : 592 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-13: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/592 7/32 JoinFreeModules-PT-0200-CTLFireability-12 214212 m, 42842 m/sec, 748974 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-13: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/592 13/32 JoinFreeModules-PT-0200-CTLFireability-12 426715 m, 42500 m/sec, 1492243 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-13: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/592 20/32 JoinFreeModules-PT-0200-CTLFireability-12 641994 m, 43055 m/sec, 2245097 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-13: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/592 26/32 JoinFreeModules-PT-0200-CTLFireability-12 854835 m, 42568 m/sec, 2989288 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-13: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/592 32/32 JoinFreeModules-PT-0200-CTLFireability-12 1070528 m, 43138 m/sec, 3743555 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: CANCELED task # 26 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-13: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0200-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0200-CTLFireability-08: DISJ 0 2 0 0 2 0 0 0
JoinFreeModules-PT-0200-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 10
lola: LAUNCH task # 23 (type EXCL) for 18 JoinFreeModules-PT-0200-CTLFireability-08
lola: time limit : 704 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-08
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 18 JoinFreeModules-PT-0200-CTLFireability-08
lola: time limit : 881 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-08
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 JoinFreeModules-PT-0200-CTLFireability-06
lola: time limit : 1174 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-06
lola: result : true
lola: markings : 5
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 JoinFreeModules-PT-0200-CTLFireability-04
lola: time limit : 1762 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-04
lola: result : false
lola: markings : 2196
lola: fired transitions : 3398
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 JoinFreeModules-PT-0200-CTLFireability-00
lola: time limit : 3524 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for JoinFreeModules-PT-0200-CTLFireability-00
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 10
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0200-CTLFireability-00: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-01: CTL false skeleton: CTL model checker
JoinFreeModules-PT-0200-CTLFireability-03: CTL unknown AGGR
JoinFreeModules-PT-0200-CTLFireability-04: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-05: CTL false CTL model checker
JoinFreeModules-PT-0200-CTLFireability-06: CTL true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-08: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-12: CTL unknown AGGR
JoinFreeModules-PT-0200-CTLFireability-13: DISJ true CTL model checker
JoinFreeModules-PT-0200-CTLFireability-15: CTL false CTL model checker
Time elapsed: 76 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-0200"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is JoinFreeModules-PT-0200, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415700194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-0200.tgz
mv JoinFreeModules-PT-0200 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;