fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r231-tall-167856415700154
Last Updated
May 14, 2023

About the Execution of LoLa+red for JoinFreeModules-PT-0005

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3383.035 44194.00 41866.00 479.60 FFFTFFT?FFFT?TTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r231-tall-167856415700154.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is JoinFreeModules-PT-0005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r231-tall-167856415700154
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 412K
-rw-r--r-- 1 mcc users 7.4K Feb 25 11:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 11:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 25 11:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 11:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.1K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.8K Feb 25 11:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 25 11:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 11:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 11:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-00
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-01
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-02
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-03
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-04
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-05
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-06
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-07
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-08
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-09
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-10
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-11
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-12
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-13
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-14
FORMULA_NAME JoinFreeModules-PT-0005-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679434941943

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=JoinFreeModules-PT-0005
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-21 21:42:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-21 21:42:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-21 21:42:23] [INFO ] Load time of PNML (sax parser for PT used): 26 ms
[2023-03-21 21:42:23] [INFO ] Transformed 26 places.
[2023-03-21 21:42:23] [INFO ] Transformed 41 transitions.
[2023-03-21 21:42:23] [INFO ] Parsed PT model containing 26 places and 41 transitions and 117 arcs in 80 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 7 formulas.
Reduce places removed 1 places and 0 transitions.
FORMULA JoinFreeModules-PT-0005-CTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0005-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0005-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0005-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0005-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0005-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA JoinFreeModules-PT-0005-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 24 out of 25 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 9 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
// Phase 1: matrix 41 rows 25 cols
[2023-03-21 21:42:23] [INFO ] Computed 5 place invariants in 11 ms
[2023-03-21 21:42:23] [INFO ] Dead Transitions using invariants and state equation in 167 ms found 0 transitions.
[2023-03-21 21:42:23] [INFO ] Invariant cache hit.
[2023-03-21 21:42:23] [INFO ] Implicit Places using invariants in 30 ms returned []
[2023-03-21 21:42:23] [INFO ] Invariant cache hit.
[2023-03-21 21:42:23] [INFO ] State equation strengthened by 5 read => feed constraints.
[2023-03-21 21:42:23] [INFO ] Implicit Places using invariants and state equation in 53 ms returned []
Implicit Place search using SMT with State Equation took 85 ms to find 0 implicit places.
[2023-03-21 21:42:23] [INFO ] Invariant cache hit.
[2023-03-21 21:42:23] [INFO ] Dead Transitions using invariants and state equation in 42 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 326 ms. Remains : 25/25 places, 41/41 transitions.
Support contains 24 out of 25 places after structural reductions.
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 18 ms
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 6 ms
[2023-03-21 21:42:24] [INFO ] Input system was already deterministic with 41 transitions.
Support contains 23 out of 25 places (down from 24) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 9 resets, run finished after 162 ms. (steps per millisecond=61 ) properties (out of 41) seen :40
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-21 21:42:24] [INFO ] Invariant cache hit.
[2023-03-21 21:42:24] [INFO ] [Real]Absence check using 5 positive place invariants in 3 ms returned sat
[2023-03-21 21:42:24] [INFO ] After 42ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 9 simplifications.
[2023-03-21 21:42:24] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 4 ms
FORMULA JoinFreeModules-PT-0005-CTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 4 ms
[2023-03-21 21:42:24] [INFO ] Input system was already deterministic with 41 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 0 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:24] [INFO ] Invariant cache hit.
[2023-03-21 21:42:24] [INFO ] Dead Transitions using invariants and state equation in 53 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:42:24] [INFO ] Input system was already deterministic with 41 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 5 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:24] [INFO ] Invariant cache hit.
[2023-03-21 21:42:24] [INFO ] Dead Transitions using invariants and state equation in 53 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 62 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 3 ms
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:24] [INFO ] Input system was already deterministic with 41 transitions.
Finished random walk after 23 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=11 )
FORMULA JoinFreeModules-PT-0005-CTLFireability-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:24] [INFO ] Invariant cache hit.
[2023-03-21 21:42:24] [INFO ] Dead Transitions using invariants and state equation in 48 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 52 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:24] [INFO ] Input system was already deterministic with 41 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:24] [INFO ] Invariant cache hit.
[2023-03-21 21:42:24] [INFO ] Dead Transitions using invariants and state equation in 37 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 39 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:24] [INFO ] Input system was already deterministic with 41 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:24] [INFO ] Invariant cache hit.
[2023-03-21 21:42:24] [INFO ] Dead Transitions using invariants and state equation in 38 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:24] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:24] [INFO ] Input system was already deterministic with 41 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 2 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:24] [INFO ] Invariant cache hit.
[2023-03-21 21:42:24] [INFO ] Dead Transitions using invariants and state equation in 36 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:25] [INFO ] Input system was already deterministic with 41 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 0 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:25] [INFO ] Invariant cache hit.
[2023-03-21 21:42:25] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:25] [INFO ] Input system was already deterministic with 41 transitions.
Starting structural reductions in LTL mode, iteration 0 : 25/25 places, 41/41 transitions.
Applied a total of 0 rules in 1 ms. Remains 25 /25 variables (removed 0) and now considering 41/41 (removed 0) transitions.
[2023-03-21 21:42:25] [INFO ] Invariant cache hit.
[2023-03-21 21:42:25] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 25/25 places, 41/41 transitions.
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 7 ms
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:25] [INFO ] Input system was already deterministic with 41 transitions.
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:25] [INFO ] Flatten gal took : 2 ms
[2023-03-21 21:42:25] [INFO ] Export to MCC of 7 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-21 21:42:25] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 25 places, 41 transitions and 115 arcs took 1 ms.
Total runtime 1727 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT JoinFreeModules-PT-0005
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA JoinFreeModules-PT-0005-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0005-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0005-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0005-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA JoinFreeModules-PT-0005-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679434986137

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 6 (type EXCL) for 3 JoinFreeModules-PT-0005-CTLFireability-02
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-02
lola: result : false
lola: markings : 7
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 3 JoinFreeModules-PT-0005-CTLFireability-02
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 10 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-02
lola: result : true
lola: markings : 7
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 15 (type EXCL) for 14 JoinFreeModules-PT-0005-CTLFireability-03
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 15 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-03
lola: result : true
lola: markings : 1125
lola: fired transitions : 1560
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 JoinFreeModules-PT-0005-CTLFireability-12
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 38 (type FNDP) for 26 JoinFreeModules-PT-0005-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 39 (type EQUN) for 26 JoinFreeModules-PT-0005-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 41 (type SRCH) for 26 JoinFreeModules-PT-0005-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 41 (type SRCH) for JoinFreeModules-PT-0005-CTLFireability-13
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 38 (type FNDP) for JoinFreeModules-PT-0005-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 39 (type EQUN) for JoinFreeModules-PT-0005-CTLFireability-13 (obsolete)
lola: FINISHED task # 39 (type EQUN) for JoinFreeModules-PT-0005-CTLFireability-13
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-13: DISJ 0 2 0 0 6 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 4/514 15/32 JoinFreeModules-PT-0005-CTLFireability-12 3423802 m, 684760 m/sec, 4758666 t fired, .

Time elapsed: 5 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-13: DISJ 0 2 0 0 6 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 9/514 29/32 JoinFreeModules-PT-0005-CTLFireability-12 6797883 m, 674816 m/sec, 9581881 t fired, .

Time elapsed: 10 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 24 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0005-CTLFireability-13: DISJ 0 2 0 0 6 0 0 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 35 (type EXCL) for 26 JoinFreeModules-PT-0005-CTLFireability-13
lola: time limit : 597 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-13
lola: result : true
lola: markings : 68
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 JoinFreeModules-PT-0005-CTLFireability-07
lola: time limit : 896 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker
JoinFreeModules-PT-0005-CTLFireability-13: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/896 8/32 JoinFreeModules-PT-0005-CTLFireability-07 1883842 m, 376768 m/sec, 6107544 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker
JoinFreeModules-PT-0005-CTLFireability-13: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/896 15/32 JoinFreeModules-PT-0005-CTLFireability-07 3569654 m, 337162 m/sec, 11700271 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker
JoinFreeModules-PT-0005-CTLFireability-13: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/896 23/32 JoinFreeModules-PT-0005-CTLFireability-07 5266234 m, 339316 m/sec, 17281794 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker
JoinFreeModules-PT-0005-CTLFireability-13: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/896 29/32 JoinFreeModules-PT-0005-CTLFireability-07 6897337 m, 326220 m/sec, 22681314 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 18 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker
JoinFreeModules-PT-0005-CTLFireability-13: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
JoinFreeModules-PT-0005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-02: DISJ 0 1 0 0 5 0 0 0
JoinFreeModules-PT-0005-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
JoinFreeModules-PT-0005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
JoinFreeModules-PT-0005-CTLFireability-12: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 12 (type EXCL) for 3 JoinFreeModules-PT-0005-CTLFireability-02
lola: time limit : 1186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-02
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 JoinFreeModules-PT-0005-CTLFireability-00
lola: time limit : 1780 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-00
lola: result : false
lola: markings : 11
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 JoinFreeModules-PT-0005-CTLFireability-09
lola: time limit : 3560 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for JoinFreeModules-PT-0005-CTLFireability-09
lola: result : false
lola: markings : 1151
lola: fired transitions : 1609
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 7

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
JoinFreeModules-PT-0005-CTLFireability-00: CTL false CTL model checker
JoinFreeModules-PT-0005-CTLFireability-02: DISJ false DISJ
JoinFreeModules-PT-0005-CTLFireability-03: CTL true CTL model checker
JoinFreeModules-PT-0005-CTLFireability-07: CTL unknown AGGR
JoinFreeModules-PT-0005-CTLFireability-09: CTL false CTL model checker
JoinFreeModules-PT-0005-CTLFireability-12: CTL unknown AGGR
JoinFreeModules-PT-0005-CTLFireability-13: DISJ true CTL model checker


Time elapsed: 40 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="JoinFreeModules-PT-0005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is JoinFreeModules-PT-0005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r231-tall-167856415700154"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/JoinFreeModules-PT-0005.tgz
mv JoinFreeModules-PT-0005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;