fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r230-tall-167856414600372
Last Updated
May 14, 2023

About the Execution of LoLA for LamportFastMutEx-COL-6

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1402.720 98091.00 97591.00 573.60 FTTFFFFFFFFFFFFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r230-tall-167856414600372.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is LamportFastMutEx-COL-6, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r230-tall-167856414600372
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 7.1K Feb 25 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 25 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 13:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 13:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 13:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 73K Feb 25 13:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 13:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K Feb 25 13:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 2 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 42K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-00
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-01
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-02
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-03
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-04
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-05
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-06
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-07
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-08
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-09
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-10
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-11
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-12
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-13
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-14
FORMULA_NAME LamportFastMutEx-COL-6-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1679455386891

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=LamportFastMutEx-COL-6
Not applying reductions.
Model is COL
LTLFireability PT
[2023-03-22 03:23:08] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, LTLFireability, --reduce-single, STATESPACE]
[2023-03-22 03:23:08] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-22 03:23:08] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-22 03:23:08] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-22 03:23:09] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 617 ms
[2023-03-22 03:23:09] [INFO ] Imported 18 HL places and 17 HL transitions for a total of 217 PT places and 525.0 transition bindings in 18 ms.
Parsed 16 properties from file ./LTLFireability.xml in 8 ms.
[2023-03-22 03:23:09] [INFO ] Unfolded HLPN to a Petri net with 217 places and 420 transitions 1834 arcs in 25 ms.
[2023-03-22 03:23:09] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Initial state reduction rules removed 2 formulas.
Reduce places removed 0 places and 7 transitions.
Reduce places removed 7 places and 0 transitions.
[2023-03-22 03:23:09] [INFO ] Export to MCC of 16 properties in file ./LTLFireability.STATESPACE.xml took 30 ms.
[2023-03-22 03:23:09] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 210 places, 413 transitions and 1792 arcs took 7 ms.
Total runtime 831 ms.
starting LoLA
BK_INPUT LamportFastMutEx-COL-6
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfLTLFireability
LTLCardinality

FORMULA LamportFastMutEx-COL-6-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA LamportFastMutEx-COL-6-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679455484982

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfLTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfLTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfLTLFireability/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 11 (type CNST) for 10 LamportFastMutEx-COL-6-LTLFireability-02
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 11 (type CNST) for LamportFastMutEx-COL-6-LTLFireability-02
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type CNST) for 34 LamportFastMutEx-COL-6-LTLFireability-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 35 (type CNST) for LamportFastMutEx-COL-6-LTLFireability-10
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 59 transitions removed,34 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 41 (type EXCL) for 40 LamportFastMutEx-COL-6-LTLFireability-12
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-12
lola: result : false
lola: markings : 16
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 LamportFastMutEx-COL-6-LTLFireability-11
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 38 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-11
lola: result : false
lola: markings : 21
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 50 (type EXCL) for 49 LamportFastMutEx-COL-6-LTLFireability-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-15
lola: result : false
lola: markings : 19
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 LamportFastMutEx-COL-6-LTLFireability-09
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-09
lola: result : false
lola: markings : 129778
lola: fired transitions : 829979
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 LamportFastMutEx-COL-6-LTLFireability-13
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-13
lola: result : false
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 LamportFastMutEx-COL-6-LTLFireability-08
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-08
lola: result : false
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 LamportFastMutEx-COL-6-LTLFireability-06
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-06
lola: result : false
lola: markings : 10015
lola: fired transitions : 19677
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 LamportFastMutEx-COL-6-LTLFireability-01
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-01
lola: result : true
lola: markings : 511
lola: fired transitions : 1146
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 13 LamportFastMutEx-COL-6-LTLFireability-03
lola: time limit : 513 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-03
lola: result : true
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 25 LamportFastMutEx-COL-6-LTLFireability-07
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-07
lola: result : true
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 5 (type EXCL) for 0 LamportFastMutEx-COL-6-LTLFireability-00
lola: time limit : 719 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 3/719 2/32 LamportFastMutEx-COL-6-LTLFireability-00 235854 m, 47170 m/sec, 1011779 t fired, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 8/719 4/32 LamportFastMutEx-COL-6-LTLFireability-00 538840 m, 60597 m/sec, 2173668 t fired, .

Time elapsed: 11 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 13/719 6/32 LamportFastMutEx-COL-6-LTLFireability-00 843749 m, 60981 m/sec, 3200224 t fired, .

Time elapsed: 16 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 18/719 9/32 LamportFastMutEx-COL-6-LTLFireability-00 1135660 m, 58382 m/sec, 4240382 t fired, .

Time elapsed: 21 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 23/719 10/32 LamportFastMutEx-COL-6-LTLFireability-00 1404499 m, 53767 m/sec, 5180373 t fired, .

Time elapsed: 26 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 28/719 12/32 LamportFastMutEx-COL-6-LTLFireability-00 1680507 m, 55201 m/sec, 6165316 t fired, .

Time elapsed: 31 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 33/719 14/32 LamportFastMutEx-COL-6-LTLFireability-00 1945350 m, 52968 m/sec, 7229536 t fired, .

Time elapsed: 36 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 38/719 16/32 LamportFastMutEx-COL-6-LTLFireability-00 2196407 m, 50211 m/sec, 8159976 t fired, .

Time elapsed: 41 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 43/719 18/32 LamportFastMutEx-COL-6-LTLFireability-00 2450546 m, 50827 m/sec, 9170452 t fired, .

Time elapsed: 46 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 48/719 19/32 LamportFastMutEx-COL-6-LTLFireability-00 2726572 m, 55205 m/sec, 10092538 t fired, .

Time elapsed: 51 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 53/719 21/32 LamportFastMutEx-COL-6-LTLFireability-00 2985413 m, 51768 m/sec, 11030379 t fired, .

Time elapsed: 56 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 58/719 23/32 LamportFastMutEx-COL-6-LTLFireability-00 3214993 m, 45916 m/sec, 11926097 t fired, .

Time elapsed: 61 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 63/719 24/32 LamportFastMutEx-COL-6-LTLFireability-00 3485107 m, 54022 m/sec, 12981120 t fired, .

Time elapsed: 66 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 68/719 26/32 LamportFastMutEx-COL-6-LTLFireability-00 3725996 m, 48177 m/sec, 13877328 t fired, .

Time elapsed: 71 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 73/719 28/32 LamportFastMutEx-COL-6-LTLFireability-00 4020229 m, 58846 m/sec, 14801815 t fired, .

Time elapsed: 76 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 78/719 30/32 LamportFastMutEx-COL-6-LTLFireability-00 4279438 m, 51841 m/sec, 15726640 t fired, .

Time elapsed: 81 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 1 0 2 0 0 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 LTL EXCL 83/719 32/32 LamportFastMutEx-COL-6-LTLFireability-00 4507271 m, 45566 m/sec, 16586848 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 5 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
LamportFastMutEx-COL-6-LTLFireability-00: CONJ 0 1 0 0 2 0 1 0
LamportFastMutEx-COL-6-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
LamportFastMutEx-COL-6-LTLFireability-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 LamportFastMutEx-COL-6-LTLFireability-14
lola: time limit : 877 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-14
lola: result : false
lola: markings : 237716
lola: fired transitions : 1346969
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 17 (type EXCL) for 16 LamportFastMutEx-COL-6-LTLFireability-04
lola: time limit : 1168 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-04
lola: result : false
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 LamportFastMutEx-COL-6-LTLFireability-05
lola: time limit : 1753 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-05
lola: result : false
lola: markings : 19669
lola: fired transitions : 49064
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 LamportFastMutEx-COL-6-LTLFireability-00
lola: time limit : 3506 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for LamportFastMutEx-COL-6-LTLFireability-00
lola: result : false
lola: markings : 140
lola: fired transitions : 186
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
LamportFastMutEx-COL-6-LTLFireability-00: CONJ false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-01: LTL true LTL model checker
LamportFastMutEx-COL-6-LTLFireability-02: INITIAL true preprocessing
LamportFastMutEx-COL-6-LTLFireability-03: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-04: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-05: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-06: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-07: F false state space / EG
LamportFastMutEx-COL-6-LTLFireability-08: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-09: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-10: INITIAL false preprocessing
LamportFastMutEx-COL-6-LTLFireability-11: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-12: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-13: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-14: LTL false LTL model checker
LamportFastMutEx-COL-6-LTLFireability-15: LTL false LTL model checker


Time elapsed: 94 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="LamportFastMutEx-COL-6"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is LamportFastMutEx-COL-6, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r230-tall-167856414600372"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/LamportFastMutEx-COL-6.tgz
mv LamportFastMutEx-COL-6 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;