Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r199-smll-167840346000492.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is HirschbergSinclair-PT-45, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r199-smll-167840346000492
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 9.2K Feb 26 02:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 26 02:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 26 02:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 02:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 16:15 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 02:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 26 02:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 02:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 02:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 616K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-00
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-01
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-02
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-03
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-04
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-05
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-06
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-07
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-08
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-09
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-10
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-11
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-12
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-13
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-14
FORMULA_NAME HirschbergSinclair-PT-45-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678555640929

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-45
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 17:27:24] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 17:27:24] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 17:27:24] [INFO ] Load time of PNML (sax parser for PT used): 220 ms
[2023-03-11 17:27:24] [INFO ] Transformed 1138 places.
[2023-03-11 17:27:24] [INFO ] Transformed 1042 transitions.
[2023-03-11 17:27:24] [INFO ] Parsed PT model containing 1138 places and 1042 transitions and 3176 arcs in 374 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 17 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 5 formulas.
FORMULA HirschbergSinclair-PT-45-LTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HirschbergSinclair-PT-45-LTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HirschbergSinclair-PT-45-LTLFireability-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HirschbergSinclair-PT-45-LTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HirschbergSinclair-PT-45-LTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 33 out of 1138 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1138/1138 places, 1042/1042 transitions.
Reduce places removed 45 places and 0 transitions.
Iterating post reduction 0 with 45 rules applied. Total rules applied 45 place count 1093 transition count 1042
Discarding 44 places :
Symmetric choice reduction at 1 with 44 rule applications. Total rules 89 place count 1049 transition count 998
Iterating global reduction 1 with 44 rules applied. Total rules applied 133 place count 1049 transition count 998
Discarding 43 places :
Symmetric choice reduction at 1 with 43 rule applications. Total rules 176 place count 1006 transition count 955
Iterating global reduction 1 with 43 rules applied. Total rules applied 219 place count 1006 transition count 955
Applied a total of 219 rules in 525 ms. Remains 1006 /1138 variables (removed 132) and now considering 955/1042 (removed 87) transitions.
// Phase 1: matrix 955 rows 1006 cols
[2023-03-11 17:27:25] [INFO ] Computed 51 place invariants in 58 ms
[2023-03-11 17:27:26] [INFO ] Implicit Places using invariants in 1000 ms returned []
[2023-03-11 17:27:26] [INFO ] Invariant cache hit.
[2023-03-11 17:27:30] [INFO ] Implicit Places using invariants and state equation in 3478 ms returned []
Implicit Place search using SMT with State Equation took 4526 ms to find 0 implicit places.
[2023-03-11 17:27:30] [INFO ] Invariant cache hit.
[2023-03-11 17:27:31] [INFO ] Dead Transitions using invariants and state equation in 1311 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1006/1138 places, 955/1042 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6368 ms. Remains : 1006/1138 places, 955/1042 transitions.
Support contains 33 out of 1006 places after structural reductions.
[2023-03-11 17:27:31] [INFO ] Flatten gal took : 238 ms
[2023-03-11 17:27:32] [INFO ] Flatten gal took : 133 ms
[2023-03-11 17:27:32] [INFO ] Input system was already deterministic with 955 transitions.
Finished random walk after 954 steps, including 0 resets, run visited all 22 properties in 194 ms. (steps per millisecond=4 )
FORMULA HirschbergSinclair-PT-45-LTLFireability-10 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
FORMULA HirschbergSinclair-PT-45-LTLFireability-12 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 1006 stabilizing places and 955 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1006 transition count 955
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((G(p1)||p0))))'
Support contains 4 out of 1006 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Reduce places removed 43 places and 43 transitions.
Drop transitions removed 418 transitions
Trivial Post-agglo rules discarded 418 transitions
Performed 418 trivial Post agglomeration. Transition count delta: 418
Iterating post reduction 0 with 418 rules applied. Total rules applied 418 place count 963 transition count 494
Reduce places removed 418 places and 0 transitions.
Iterating post reduction 1 with 418 rules applied. Total rules applied 836 place count 545 transition count 494
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 838 place count 543 transition count 492
Iterating global reduction 2 with 2 rules applied. Total rules applied 840 place count 543 transition count 492
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 841 place count 543 transition count 491
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 842 place count 542 transition count 491
Applied a total of 842 rules in 117 ms. Remains 542 /1006 variables (removed 464) and now considering 491/955 (removed 464) transitions.
// Phase 1: matrix 491 rows 542 cols
[2023-03-11 17:27:33] [INFO ] Computed 51 place invariants in 5 ms
[2023-03-11 17:27:33] [INFO ] Implicit Places using invariants in 843 ms returned []
[2023-03-11 17:27:33] [INFO ] Invariant cache hit.
[2023-03-11 17:27:34] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-11 17:27:36] [INFO ] Implicit Places using invariants and state equation in 2850 ms returned []
Implicit Place search using SMT with State Equation took 3700 ms to find 0 implicit places.
[2023-03-11 17:27:36] [INFO ] Redundant transitions in 57 ms returned []
[2023-03-11 17:27:36] [INFO ] Invariant cache hit.
[2023-03-11 17:27:37] [INFO ] Dead Transitions using invariants and state equation in 1007 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 542/1006 places, 491/955 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 4894 ms. Remains : 542/1006 places, 491/955 transitions.
Stuttering acceptance computed with spot in 224 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 1}], [{ cond=(AND p1 (NOT p0)), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(AND (GEQ s19 1) (GEQ s86 1)), p0:(OR (GEQ s352 1) (GEQ s478 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 338 reset in 617 ms.
Product exploration explored 100000 steps with 337 reset in 612 ms.
Computed a total of 542 stabilizing places and 491 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 542 transition count 491
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (AND (NOT p1) (NOT p0))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : [(X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0))))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
Knowledge based reduction with 5 factoid took 446 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 94 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Finished random walk after 91 steps, including 0 resets, run visited all 2 properties in 8 ms. (steps per millisecond=11 )
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (AND (NOT p1) (NOT p0))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : [(X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0))))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (F (NOT (AND (NOT p1) (NOT p0)))), (F (AND p1 (NOT p0)))]
Knowledge based reduction with 5 factoid took 329 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 91 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Stuttering acceptance computed with spot in 105 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
[2023-03-11 17:27:40] [INFO ] Invariant cache hit.
[2023-03-11 17:27:41] [INFO ] [Real]Absence check using 0 positive and 51 generalized place invariants in 199 ms returned sat
[2023-03-11 17:27:41] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 17:27:55] [INFO ] [Real]Absence check using state equation in 14172 ms returned unknown
Could not prove EG (AND (NOT p1) (NOT p0))
Support contains 4 out of 542 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 542/542 places, 491/491 transitions.
Applied a total of 0 rules in 37 ms. Remains 542 /542 variables (removed 0) and now considering 491/491 (removed 0) transitions.
[2023-03-11 17:27:55] [INFO ] Invariant cache hit.
[2023-03-11 17:27:56] [INFO ] Implicit Places using invariants in 662 ms returned []
[2023-03-11 17:27:56] [INFO ] Invariant cache hit.
[2023-03-11 17:27:56] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-11 17:27:59] [INFO ] Implicit Places using invariants and state equation in 2680 ms returned []
Implicit Place search using SMT with State Equation took 3347 ms to find 0 implicit places.
[2023-03-11 17:27:59] [INFO ] Redundant transitions in 18 ms returned []
[2023-03-11 17:27:59] [INFO ] Invariant cache hit.
[2023-03-11 17:28:00] [INFO ] Dead Transitions using invariants and state equation in 858 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 4273 ms. Remains : 542/542 places, 491/491 transitions.
Computed a total of 542 stabilizing places and 491 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 542 transition count 491
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (AND (NOT p1) (NOT p0))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : [(X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0))))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
Knowledge based reduction with 5 factoid took 271 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 69 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Finished random walk after 154 steps, including 0 resets, run visited all 2 properties in 13 ms. (steps per millisecond=11 )
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND p1 (NOT p0)))), (X (AND (NOT p1) (NOT p0))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : [(X (X (AND p1 (NOT p0)))), (X (X (NOT (AND p1 (NOT p0))))), (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0))))), (F (NOT (AND (NOT p1) (NOT p0)))), (F (AND p1 (NOT p0)))]
Knowledge based reduction with 5 factoid took 431 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 89 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Stuttering acceptance computed with spot in 104 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
[2023-03-11 17:28:01] [INFO ] Invariant cache hit.
[2023-03-11 17:28:02] [INFO ] [Real]Absence check using 0 positive and 51 generalized place invariants in 301 ms returned sat
[2023-03-11 17:28:02] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 17:28:16] [INFO ] [Real]Absence check using state equation in 13982 ms returned unknown
Could not prove EG (AND (NOT p1) (NOT p0))
Stuttering acceptance computed with spot in 79 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Product exploration explored 100000 steps with 337 reset in 504 ms.
Product exploration explored 100000 steps with 337 reset in 576 ms.
Support contains 4 out of 542 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 542/542 places, 491/491 transitions.
Applied a total of 0 rules in 34 ms. Remains 542 /542 variables (removed 0) and now considering 491/491 (removed 0) transitions.
[2023-03-11 17:28:17] [INFO ] Invariant cache hit.
[2023-03-11 17:28:18] [INFO ] Implicit Places using invariants in 1051 ms returned []
[2023-03-11 17:28:18] [INFO ] Invariant cache hit.
[2023-03-11 17:28:19] [INFO ] State equation strengthened by 8 read => feed constraints.
[2023-03-11 17:28:21] [INFO ] Implicit Places using invariants and state equation in 2633 ms returned []
Implicit Place search using SMT with State Equation took 3688 ms to find 0 implicit places.
[2023-03-11 17:28:21] [INFO ] Redundant transitions in 5 ms returned []
[2023-03-11 17:28:21] [INFO ] Invariant cache hit.
[2023-03-11 17:28:22] [INFO ] Dead Transitions using invariants and state equation in 788 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 4537 ms. Remains : 542/542 places, 491/491 transitions.
Treatment of property HirschbergSinclair-PT-45-LTLFireability-00 finished in 49351 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(p1)&&X((!p2 U (p1||G(!p2))))&&p0)))'
Support contains 6 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 1004 transition count 953
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1004 transition count 953
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 5 place count 1003 transition count 952
Iterating global reduction 0 with 1 rules applied. Total rules applied 6 place count 1003 transition count 952
Applied a total of 6 rules in 127 ms. Remains 1003 /1006 variables (removed 3) and now considering 952/955 (removed 3) transitions.
// Phase 1: matrix 952 rows 1003 cols
[2023-03-11 17:28:22] [INFO ] Computed 51 place invariants in 9 ms
[2023-03-11 17:28:23] [INFO ] Implicit Places using invariants in 757 ms returned []
[2023-03-11 17:28:23] [INFO ] Invariant cache hit.
[2023-03-11 17:28:27] [INFO ] Implicit Places using invariants and state equation in 4177 ms returned []
Implicit Place search using SMT with State Equation took 4943 ms to find 0 implicit places.
[2023-03-11 17:28:27] [INFO ] Invariant cache hit.
[2023-03-11 17:28:28] [INFO ] Dead Transitions using invariants and state equation in 1255 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1003/1006 places, 952/955 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6327 ms. Remains : 1003/1006 places, 952/955 transitions.
Stuttering acceptance computed with spot in 234 ms :[true, (NOT p1), (OR (NOT p1) (NOT p0)), (OR (NOT p0) (NOT p1)), (AND (NOT p1) p2)]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-02 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(AND (NOT p1) p2), acceptance={0} source=1 dest: 0}, { cond=(AND (NOT p1) (NOT p2)), acceptance={0} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=(NOT p0), acceptance={} source=3 dest: 0}, { cond=(AND p0 (NOT p1)), acceptance={} source=3 dest: 1}, { cond=(AND p0 p1), acceptance={} source=3 dest: 4}], [{ cond=(AND (NOT p1) p2), acceptance={} source=4 dest: 0}, { cond=(AND (NOT p1) (NOT p2)), acceptance={} source=4 dest: 4}]], initial=2, aps=[p1:(OR (LT s49 1) (LT s727 1)), p2:(AND (GEQ s65 1) (GEQ s934 1)), p0:(AND (GEQ s7 1) (GEQ s365 1) (OR (LT s65 1) (LT s934 1)))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA HirschbergSinclair-PT-45-LTLFireability-02 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-45-LTLFireability-02 finished in 6601 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 1 out of 1006 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Reduce places removed 45 places and 45 transitions.
Drop transitions removed 427 transitions
Trivial Post-agglo rules discarded 427 transitions
Performed 427 trivial Post agglomeration. Transition count delta: 427
Iterating post reduction 0 with 427 rules applied. Total rules applied 427 place count 961 transition count 483
Reduce places removed 427 places and 0 transitions.
Iterating post reduction 1 with 427 rules applied. Total rules applied 854 place count 534 transition count 483
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 855 place count 533 transition count 482
Iterating global reduction 2 with 1 rules applied. Total rules applied 856 place count 533 transition count 482
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 857 place count 533 transition count 481
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 858 place count 532 transition count 481
Applied a total of 858 rules in 85 ms. Remains 532 /1006 variables (removed 474) and now considering 481/955 (removed 474) transitions.
// Phase 1: matrix 481 rows 532 cols
[2023-03-11 17:28:28] [INFO ] Computed 51 place invariants in 5 ms
[2023-03-11 17:28:30] [INFO ] Implicit Places using invariants in 1089 ms returned []
[2023-03-11 17:28:30] [INFO ] Invariant cache hit.
[2023-03-11 17:28:33] [INFO ] Implicit Places using invariants and state equation in 3215 ms returned []
Implicit Place search using SMT with State Equation took 4312 ms to find 0 implicit places.
[2023-03-11 17:28:33] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-11 17:28:33] [INFO ] Invariant cache hit.
[2023-03-11 17:28:33] [INFO ] Dead Transitions using invariants and state equation in 674 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 532/1006 places, 481/955 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 5085 ms. Remains : 532/1006 places, 481/955 transitions.
Stuttering acceptance computed with spot in 70 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(GEQ s51 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 24908 steps with 280 reset in 193 ms.
FORMULA HirschbergSinclair-PT-45-LTLFireability-05 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-45-LTLFireability-05 finished in 5370 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((!p0&&G(p1)&&X((F(p2)||G(!p0))))))'
Support contains 6 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 1005 transition count 954
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 1005 transition count 954
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 1004 transition count 953
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 1004 transition count 953
Applied a total of 4 rules in 202 ms. Remains 1004 /1006 variables (removed 2) and now considering 953/955 (removed 2) transitions.
// Phase 1: matrix 953 rows 1004 cols
[2023-03-11 17:28:34] [INFO ] Computed 51 place invariants in 15 ms
[2023-03-11 17:28:35] [INFO ] Implicit Places using invariants in 1084 ms returned []
[2023-03-11 17:28:35] [INFO ] Invariant cache hit.
[2023-03-11 17:28:36] [INFO ] Implicit Places using invariants and state equation in 1197 ms returned []
Implicit Place search using SMT with State Equation took 2283 ms to find 0 implicit places.
[2023-03-11 17:28:36] [INFO ] Invariant cache hit.
[2023-03-11 17:28:37] [INFO ] Dead Transitions using invariants and state equation in 973 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1004/1006 places, 953/955 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3460 ms. Remains : 1004/1006 places, 953/955 transitions.
Stuttering acceptance computed with spot in 287 ms :[true, (OR (NOT p1) (NOT p2)), (OR (NOT p1) p0), (NOT p1), (OR (NOT p1) p0), (OR (NOT p1) (AND p0 (NOT p2)))]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 0}, { cond=(AND p1 (NOT p2)), acceptance={0} source=1 dest: 1}, { cond=(AND p1 p2), acceptance={0} source=1 dest: 3}], [{ cond=true, acceptance={} source=2 dest: 4}], [{ cond=(NOT p1), acceptance={} source=3 dest: 0}, { cond=p1, acceptance={} source=3 dest: 3}], [{ cond=(OR p0 (NOT p1)), acceptance={} source=4 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=4 dest: 5}], [{ cond=(NOT p1), acceptance={} source=5 dest: 0}, { cond=(AND p0 p1 (NOT p2)), acceptance={} source=5 dest: 1}, { cond=(AND p1 p2), acceptance={} source=5 dest: 3}, { cond=(AND (NOT p0) p1 (NOT p2)), acceptance={} source=5 dest: 5}]], initial=2, aps=[p1:(OR (LT s3 1) (LT s386 1)), p2:(AND (GEQ s57 1) (GEQ s204 1)), p0:(AND (GEQ s61 1) (GEQ s716 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 412 steps with 0 reset in 5 ms.
FORMULA HirschbergSinclair-PT-45-LTLFireability-07 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-45-LTLFireability-07 finished in 3800 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Support contains 1 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 1004 transition count 953
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1004 transition count 953
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 5 place count 1003 transition count 952
Iterating global reduction 0 with 1 rules applied. Total rules applied 6 place count 1003 transition count 952
Applied a total of 6 rules in 187 ms. Remains 1003 /1006 variables (removed 3) and now considering 952/955 (removed 3) transitions.
// Phase 1: matrix 952 rows 1003 cols
[2023-03-11 17:28:38] [INFO ] Computed 51 place invariants in 12 ms
[2023-03-11 17:28:39] [INFO ] Implicit Places using invariants in 975 ms returned []
[2023-03-11 17:28:39] [INFO ] Invariant cache hit.
[2023-03-11 17:28:43] [INFO ] Implicit Places using invariants and state equation in 4440 ms returned []
Implicit Place search using SMT with State Equation took 5418 ms to find 0 implicit places.
[2023-03-11 17:28:43] [INFO ] Invariant cache hit.
[2023-03-11 17:28:45] [INFO ] Dead Transitions using invariants and state equation in 1406 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1003/1006 places, 952/955 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7016 ms. Remains : 1003/1006 places, 952/955 transitions.
Stuttering acceptance computed with spot in 66 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(GEQ s633 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Product exploration explored 100000 steps with 127 reset in 663 ms.
Product exploration explored 100000 steps with 128 reset in 729 ms.
Computed a total of 1003 stabilizing places and 952 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1003 transition count 952
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 253 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 32 ms :[(NOT p0)]
Finished random walk after 790 steps, including 0 resets, run visited all 1 properties in 12 ms. (steps per millisecond=65 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 234 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 50 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 49 ms :[(NOT p0)]
[2023-03-11 17:28:47] [INFO ] Invariant cache hit.
[2023-03-11 17:28:49] [INFO ] [Real]Absence check using 0 positive and 51 generalized place invariants in 358 ms returned sat
[2023-03-11 17:28:49] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 17:28:49] [INFO ] [Real]Absence check using state equation in 812 ms returned sat
[2023-03-11 17:28:50] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 17:28:51] [INFO ] [Nat]Absence check using 0 positive and 51 generalized place invariants in 388 ms returned sat
[2023-03-11 17:28:51] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 17:29:05] [INFO ] [Nat]Absence check using state equation in 13558 ms returned unknown
Could not prove EG (NOT p0)
Support contains 1 out of 1003 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1003/1003 places, 952/952 transitions.
Reduce places removed 45 places and 45 transitions.
Drop transitions removed 427 transitions
Trivial Post-agglo rules discarded 427 transitions
Performed 427 trivial Post agglomeration. Transition count delta: 427
Iterating post reduction 0 with 427 rules applied. Total rules applied 427 place count 958 transition count 480
Reduce places removed 427 places and 0 transitions.
Iterating post reduction 1 with 427 rules applied. Total rules applied 854 place count 531 transition count 480
Applied a total of 854 rules in 41 ms. Remains 531 /1003 variables (removed 472) and now considering 480/952 (removed 472) transitions.
// Phase 1: matrix 480 rows 531 cols
[2023-03-11 17:29:05] [INFO ] Computed 51 place invariants in 3 ms
[2023-03-11 17:29:05] [INFO ] Implicit Places using invariants in 756 ms returned []
[2023-03-11 17:29:05] [INFO ] Invariant cache hit.
[2023-03-11 17:29:09] [INFO ] Implicit Places using invariants and state equation in 3192 ms returned []
Implicit Place search using SMT with State Equation took 3954 ms to find 0 implicit places.
[2023-03-11 17:29:09] [INFO ] Redundant transitions in 4 ms returned []
[2023-03-11 17:29:09] [INFO ] Invariant cache hit.
[2023-03-11 17:29:10] [INFO ] Dead Transitions using invariants and state equation in 948 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 531/1003 places, 480/952 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 4960 ms. Remains : 531/1003 places, 480/952 transitions.
Computed a total of 531 stabilizing places and 480 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 531 transition count 480
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 168 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 40 ms :[(NOT p0)]
Finished random walk after 390 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=78 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 190 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 46 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 50 ms :[(NOT p0)]
[2023-03-11 17:29:10] [INFO ] Invariant cache hit.
[2023-03-11 17:29:11] [INFO ] [Real]Absence check using 0 positive and 51 generalized place invariants in 283 ms returned sat
[2023-03-11 17:29:11] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 17:29:14] [INFO ] [Real]Absence check using state equation in 2450 ms returned sat
[2023-03-11 17:29:14] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 17:29:15] [INFO ] [Nat]Absence check using 0 positive and 51 generalized place invariants in 473 ms returned sat
[2023-03-11 17:29:15] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 17:29:15] [INFO ] [Nat]Absence check using state equation in 301 ms returned sat
[2023-03-11 17:29:15] [INFO ] Computed and/alt/rep : 391/398/391 causal constraints (skipped 0 transitions) in 39 ms.
[2023-03-11 17:29:18] [INFO ] Added : 246 causal constraints over 50 iterations in 2533 ms. Result :sat
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 51 ms :[(NOT p0)]
Product exploration explored 100000 steps with 269 reset in 575 ms.
Product exploration explored 100000 steps with 269 reset in 662 ms.
Support contains 1 out of 531 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 531/531 places, 480/480 transitions.
Applied a total of 0 rules in 36 ms. Remains 531 /531 variables (removed 0) and now considering 480/480 (removed 0) transitions.
[2023-03-11 17:29:19] [INFO ] Invariant cache hit.
[2023-03-11 17:29:20] [INFO ] Implicit Places using invariants in 1016 ms returned []
[2023-03-11 17:29:20] [INFO ] Invariant cache hit.
[2023-03-11 17:29:23] [INFO ] Implicit Places using invariants and state equation in 3178 ms returned []
Implicit Place search using SMT with State Equation took 4198 ms to find 0 implicit places.
[2023-03-11 17:29:23] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-11 17:29:23] [INFO ] Invariant cache hit.
[2023-03-11 17:29:24] [INFO ] Dead Transitions using invariants and state equation in 973 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 5226 ms. Remains : 531/531 places, 480/480 transitions.
Treatment of property HirschbergSinclair-PT-45-LTLFireability-08 finished in 46641 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((F(p0)&&F(G(p1)))))'
Support contains 2 out of 1006 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Reduce places removed 45 places and 45 transitions.
Drop transitions removed 426 transitions
Trivial Post-agglo rules discarded 426 transitions
Performed 426 trivial Post agglomeration. Transition count delta: 426
Iterating post reduction 0 with 426 rules applied. Total rules applied 426 place count 961 transition count 484
Reduce places removed 426 places and 0 transitions.
Iterating post reduction 1 with 426 rules applied. Total rules applied 852 place count 535 transition count 484
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 854 place count 533 transition count 482
Iterating global reduction 2 with 2 rules applied. Total rules applied 856 place count 533 transition count 482
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 857 place count 533 transition count 481
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 858 place count 532 transition count 481
Applied a total of 858 rules in 84 ms. Remains 532 /1006 variables (removed 474) and now considering 481/955 (removed 474) transitions.
// Phase 1: matrix 481 rows 532 cols
[2023-03-11 17:29:24] [INFO ] Computed 51 place invariants in 9 ms
[2023-03-11 17:29:25] [INFO ] Implicit Places using invariants in 1125 ms returned []
[2023-03-11 17:29:25] [INFO ] Invariant cache hit.
[2023-03-11 17:29:28] [INFO ] Implicit Places using invariants and state equation in 2917 ms returned []
Implicit Place search using SMT with State Equation took 4045 ms to find 0 implicit places.
[2023-03-11 17:29:28] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-11 17:29:28] [INFO ] Invariant cache hit.
[2023-03-11 17:29:29] [INFO ] Dead Transitions using invariants and state equation in 860 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 532/1006 places, 481/955 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 5005 ms. Remains : 532/1006 places, 481/955 transitions.
Stuttering acceptance computed with spot in 150 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1)]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=(NOT p1), acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}], [{ cond=p1, acceptance={} source=2 dest: 2}, { cond=(NOT p1), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(GEQ s348 1), p1:(GEQ s455 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Stuttering criterion allowed to conclude after 1114 steps with 2 reset in 6 ms.
FORMULA HirschbergSinclair-PT-45-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-45-LTLFireability-09 finished in 5198 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(((p0 U (p1||X(p2)))||(!p2 U X(!p0))))'
Support contains 3 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 1004 transition count 953
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1004 transition count 953
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 5 place count 1003 transition count 952
Iterating global reduction 0 with 1 rules applied. Total rules applied 6 place count 1003 transition count 952
Applied a total of 6 rules in 178 ms. Remains 1003 /1006 variables (removed 3) and now considering 952/955 (removed 3) transitions.
// Phase 1: matrix 952 rows 1003 cols
[2023-03-11 17:29:30] [INFO ] Computed 51 place invariants in 9 ms
[2023-03-11 17:29:31] [INFO ] Implicit Places using invariants in 936 ms returned []
[2023-03-11 17:29:31] [INFO ] Invariant cache hit.
[2023-03-11 17:29:35] [INFO ] Implicit Places using invariants and state equation in 4566 ms returned []
Implicit Place search using SMT with State Equation took 5505 ms to find 0 implicit places.
[2023-03-11 17:29:35] [INFO ] Invariant cache hit.
[2023-03-11 17:29:37] [INFO ] Dead Transitions using invariants and state equation in 1418 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1003/1006 places, 952/955 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7103 ms. Remains : 1003/1006 places, 952/955 transitions.
Stuttering acceptance computed with spot in 392 ms :[true, (NOT p2), (AND (NOT p2) (NOT p1) p0), (AND (NOT p1) (NOT p2)), (AND (NOT p2) p0), (AND (NOT p2) p0), (AND (NOT p2) (NOT p1) p0), (AND (NOT p2) (NOT p1) p0), p0, p0]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p2), acceptance={} source=1 dest: 0}], [{ cond=(AND (NOT p1) (NOT p0) (NOT p2)), acceptance={} source=2 dest: 4}, { cond=(AND (NOT p1) (NOT p0) p2), acceptance={} source=2 dest: 5}, { cond=(AND (NOT p1) p0 p2), acceptance={} source=2 dest: 6}, { cond=(AND (NOT p1) p0 (NOT p2)), acceptance={} source=2 dest: 7}], [{ cond=(AND (NOT p1) (NOT p0) (NOT p2)), acceptance={0} source=3 dest: 1}, { cond=(AND (NOT p1) p0 (NOT p2)), acceptance={0} source=3 dest: 3}], [{ cond=(AND p0 (NOT p2)), acceptance={} source=4 dest: 8}], [{ cond=(AND p0 (NOT p2)), acceptance={} source=5 dest: 0}], [{ cond=(AND (NOT p1) p0 (NOT p2)), acceptance={} source=6 dest: 3}], [{ cond=(AND (NOT p1) p0 (NOT p2)), acceptance={0} source=7 dest: 7}], [{ cond=(AND p0 (NOT p2)), acceptance={0} source=8 dest: 8}, { cond=(AND p0 p2), acceptance={0} source=8 dest: 9}], [{ cond=p0, acceptance={} source=9 dest: 0}]], initial=2, aps=[p2:(GEQ s951 1), p1:(GEQ s211 1), p0:(GEQ s647 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null, null, null, null][false, false, false, false, false, false, false, false, false, false]]
Product exploration explored 100000 steps with 50000 reset in 1449 ms.
Product exploration explored 100000 steps with 50000 reset in 1225 ms.
Computed a total of 1003 stabilizing places and 952 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1003 transition count 952
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p2) (NOT p1) (NOT p0)), (X (NOT (AND (NOT p1) p0 (NOT p2)))), (X (NOT (AND p0 (NOT p2)))), (X (X (NOT (AND p0 p2)))), true, (X (X (AND (NOT p1) (NOT p0) (NOT p2)))), (X (X (NOT (AND (NOT p1) p0 (NOT p2))))), (X (X (NOT (AND p0 (NOT p2))))), (F (G (NOT p2))), (F (G (NOT p1))), (F (G (NOT p0)))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (NOT (AND p0 (NOT p2))))
Knowledge based reduction with 11 factoid took 250 ms. Reduced automaton from 10 states, 15 edges and 3 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA HirschbergSinclair-PT-45-LTLFireability-11 TRUE TECHNIQUES KNOWLEDGE
Treatment of property HirschbergSinclair-PT-45-LTLFireability-11 finished in 10942 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((F(G(p0))&&F(p1)))))'
Support contains 3 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 1004 transition count 953
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1004 transition count 953
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 5 place count 1003 transition count 952
Iterating global reduction 0 with 1 rules applied. Total rules applied 6 place count 1003 transition count 952
Applied a total of 6 rules in 190 ms. Remains 1003 /1006 variables (removed 3) and now considering 952/955 (removed 3) transitions.
[2023-03-11 17:29:41] [INFO ] Invariant cache hit.
[2023-03-11 17:29:42] [INFO ] Implicit Places using invariants in 1170 ms returned []
[2023-03-11 17:29:42] [INFO ] Invariant cache hit.
[2023-03-11 17:29:46] [INFO ] Implicit Places using invariants and state equation in 3980 ms returned []
Implicit Place search using SMT with State Equation took 5152 ms to find 0 implicit places.
[2023-03-11 17:29:46] [INFO ] Invariant cache hit.
[2023-03-11 17:29:47] [INFO ] Dead Transitions using invariants and state equation in 1288 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1003/1006 places, 952/955 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6636 ms. Remains : 1003/1006 places, 952/955 transitions.
Stuttering acceptance computed with spot in 268 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p0), (NOT p1)]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=true, acceptance={} source=2 dest: 3}, { cond=(NOT p1), acceptance={} source=2 dest: 4}], [{ cond=p0, acceptance={} source=3 dest: 3}, { cond=(NOT p0), acceptance={0} source=3 dest: 3}], [{ cond=(NOT p1), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p1:(AND (GEQ s19 1) (GEQ s757 1)), p0:(GEQ s805 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Stuttering criterion allowed to conclude after 1042 steps with 0 reset in 6 ms.
FORMULA HirschbergSinclair-PT-45-LTLFireability-14 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-45-LTLFireability-14 finished in 6957 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 2 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 1004 transition count 953
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 1004 transition count 953
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 5 place count 1003 transition count 952
Iterating global reduction 0 with 1 rules applied. Total rules applied 6 place count 1003 transition count 952
Applied a total of 6 rules in 192 ms. Remains 1003 /1006 variables (removed 3) and now considering 952/955 (removed 3) transitions.
[2023-03-11 17:29:47] [INFO ] Invariant cache hit.
[2023-03-11 17:29:49] [INFO ] Implicit Places using invariants in 1101 ms returned []
[2023-03-11 17:29:49] [INFO ] Invariant cache hit.
[2023-03-11 17:29:53] [INFO ] Implicit Places using invariants and state equation in 4482 ms returned []
Implicit Place search using SMT with State Equation took 5596 ms to find 0 implicit places.
[2023-03-11 17:29:53] [INFO ] Invariant cache hit.
[2023-03-11 17:29:54] [INFO ] Dead Transitions using invariants and state equation in 1420 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1003/1006 places, 952/955 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7210 ms. Remains : 1003/1006 places, 952/955 transitions.
Stuttering acceptance computed with spot in 78 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(AND (GEQ s7 1) (GEQ s463 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA HirschbergSinclair-PT-45-LTLFireability-15 FALSE TECHNIQUES STUTTER_TEST
Treatment of property HirschbergSinclair-PT-45-LTLFireability-15 finished in 7321 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((G(p1)||p0))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Found a Shortening insensitive property : HirschbergSinclair-PT-45-LTLFireability-08
Stuttering acceptance computed with spot in 97 ms :[(NOT p0), (NOT p0)]
Support contains 1 out of 1006 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 1006/1006 places, 955/955 transitions.
Reduce places removed 45 places and 45 transitions.
Drop transitions removed 427 transitions
Trivial Post-agglo rules discarded 427 transitions
Performed 427 trivial Post agglomeration. Transition count delta: 427
Iterating post reduction 0 with 427 rules applied. Total rules applied 427 place count 961 transition count 483
Reduce places removed 427 places and 0 transitions.
Iterating post reduction 1 with 427 rules applied. Total rules applied 854 place count 534 transition count 483
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 856 place count 532 transition count 481
Iterating global reduction 2 with 2 rules applied. Total rules applied 858 place count 532 transition count 481
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 859 place count 532 transition count 480
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 860 place count 531 transition count 480
Applied a total of 860 rules in 94 ms. Remains 531 /1006 variables (removed 475) and now considering 480/955 (removed 475) transitions.
// Phase 1: matrix 480 rows 531 cols
[2023-03-11 17:29:55] [INFO ] Computed 51 place invariants in 5 ms
[2023-03-11 17:29:56] [INFO ] Implicit Places using invariants in 1049 ms returned []
[2023-03-11 17:29:56] [INFO ] Invariant cache hit.
[2023-03-11 17:29:59] [INFO ] Implicit Places using invariants and state equation in 3004 ms returned []
Implicit Place search using SMT with State Equation took 4057 ms to find 0 implicit places.
[2023-03-11 17:29:59] [INFO ] Invariant cache hit.
[2023-03-11 17:30:00] [INFO ] Dead Transitions using invariants and state equation in 953 ms found 0 transitions.
Starting structural reductions in LI_LTL mode, iteration 1 : 531/1006 places, 480/955 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 5106 ms. Remains : 531/1006 places, 480/955 transitions.
Running random walk in product with property : HirschbergSinclair-PT-45-LTLFireability-08 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(GEQ s322 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak, cl-invariant], stateDesc=[null, null][false, false]]
Product exploration explored 100000 steps with 269 reset in 576 ms.
Product exploration explored 100000 steps with 269 reset in 584 ms.
Computed a total of 531 stabilizing places and 480 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 531 transition count 480
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 134 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 32 ms :[(NOT p0)]
Finished random walk after 398 steps, including 0 resets, run visited all 1 properties in 6 ms. (steps per millisecond=66 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 236 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 48 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 47 ms :[(NOT p0)]
[2023-03-11 17:30:02] [INFO ] Invariant cache hit.
[2023-03-11 17:30:03] [INFO ] [Real]Absence check using 0 positive and 51 generalized place invariants in 173 ms returned sat
[2023-03-11 17:30:03] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 17:30:05] [INFO ] [Real]Absence check using state equation in 2266 ms returned sat
[2023-03-11 17:30:05] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 17:30:06] [INFO ] [Nat]Absence check using 0 positive and 51 generalized place invariants in 611 ms returned sat
[2023-03-11 17:30:06] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 17:30:07] [INFO ] [Nat]Absence check using state equation in 410 ms returned sat
[2023-03-11 17:30:07] [INFO ] Computed and/alt/rep : 391/398/391 causal constraints (skipped 0 transitions) in 50 ms.
[2023-03-11 17:30:10] [INFO ] Added : 246 causal constraints over 50 iterations in 3006 ms. Result :sat
Could not prove EG (NOT p0)
Support contains 1 out of 531 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 531/531 places, 480/480 transitions.
Applied a total of 0 rules in 33 ms. Remains 531 /531 variables (removed 0) and now considering 480/480 (removed 0) transitions.
[2023-03-11 17:30:10] [INFO ] Invariant cache hit.
[2023-03-11 17:30:11] [INFO ] Implicit Places using invariants in 1164 ms returned []
[2023-03-11 17:30:11] [INFO ] Invariant cache hit.
[2023-03-11 17:30:14] [INFO ] Implicit Places using invariants and state equation in 3137 ms returned []
Implicit Place search using SMT with State Equation took 4303 ms to find 0 implicit places.
[2023-03-11 17:30:14] [INFO ] Redundant transitions in 2 ms returned []
[2023-03-11 17:30:14] [INFO ] Invariant cache hit.
[2023-03-11 17:30:15] [INFO ] Dead Transitions using invariants and state equation in 669 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 5016 ms. Remains : 531/531 places, 480/480 transitions.
Computed a total of 531 stabilizing places and 480 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 531 transition count 480
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 133 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 31 ms :[(NOT p0)]
Finished random walk after 386 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=128 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (G (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 211 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 49 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 51 ms :[(NOT p0)]
[2023-03-11 17:30:16] [INFO ] Invariant cache hit.
[2023-03-11 17:30:16] [INFO ] [Real]Absence check using 0 positive and 51 generalized place invariants in 179 ms returned sat
[2023-03-11 17:30:16] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-11 17:30:19] [INFO ] [Real]Absence check using state equation in 2290 ms returned sat
[2023-03-11 17:30:19] [INFO ] Solution in real domain found non-integer solution.
[2023-03-11 17:30:20] [INFO ] [Nat]Absence check using 0 positive and 51 generalized place invariants in 397 ms returned sat
[2023-03-11 17:30:20] [INFO ] [Nat]Adding state equation constraints to refine reachable states.
[2023-03-11 17:30:20] [INFO ] [Nat]Absence check using state equation in 354 ms returned sat
[2023-03-11 17:30:20] [INFO ] Computed and/alt/rep : 391/398/391 causal constraints (skipped 0 transitions) in 47 ms.
[2023-03-11 17:30:23] [INFO ] Added : 246 causal constraints over 50 iterations in 2581 ms. Result :sat
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 50 ms :[(NOT p0)]
Product exploration explored 100000 steps with 269 reset in 565 ms.
Product exploration explored 100000 steps with 269 reset in 545 ms.
Support contains 1 out of 531 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 531/531 places, 480/480 transitions.
Applied a total of 0 rules in 19 ms. Remains 531 /531 variables (removed 0) and now considering 480/480 (removed 0) transitions.
[2023-03-11 17:30:24] [INFO ] Invariant cache hit.
[2023-03-11 17:30:25] [INFO ] Implicit Places using invariants in 891 ms returned []
[2023-03-11 17:30:25] [INFO ] Invariant cache hit.
[2023-03-11 17:30:28] [INFO ] Implicit Places using invariants and state equation in 2860 ms returned []
Implicit Place search using SMT with State Equation took 3753 ms to find 0 implicit places.
[2023-03-11 17:30:28] [INFO ] Redundant transitions in 3 ms returned []
[2023-03-11 17:30:28] [INFO ] Invariant cache hit.
[2023-03-11 17:30:29] [INFO ] Dead Transitions using invariants and state equation in 1005 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 4788 ms. Remains : 531/531 places, 480/480 transitions.
Treatment of property HirschbergSinclair-PT-45-LTLFireability-08 finished in 33869 ms.
[2023-03-11 17:30:29] [INFO ] Flatten gal took : 79 ms
[2023-03-11 17:30:29] [INFO ] Export to MCC of 2 properties in file /home/mcc/execution/LTLFireability.sr.xml took 2 ms.
[2023-03-11 17:30:29] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1006 places, 955 transitions and 2870 arcs took 14 ms.
Total runtime 185035 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT HirschbergSinclair-PT-45
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
LTLFireability

BK_STOP 1678556046122

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/LTLFireability.xml
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 HirschbergSinclair-PT-45-LTLFireability-00
lola: time limit : 1799 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/1799 2/32 HirschbergSinclair-PT-45-LTLFireability-00 168837 m, 33767 m/sec, 890828 t fired, .

Time elapsed: 6 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/1799 3/32 HirschbergSinclair-PT-45-LTLFireability-00 319018 m, 30036 m/sec, 1824821 t fired, .

Time elapsed: 11 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/1799 5/32 HirschbergSinclair-PT-45-LTLFireability-00 469038 m, 30004 m/sec, 2756888 t fired, .

Time elapsed: 16 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/1799 6/32 HirschbergSinclair-PT-45-LTLFireability-00 603439 m, 26880 m/sec, 3678703 t fired, .

Time elapsed: 21 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/1799 7/32 HirschbergSinclair-PT-45-LTLFireability-00 751094 m, 29531 m/sec, 4613204 t fired, .

Time elapsed: 26 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/1799 8/32 HirschbergSinclair-PT-45-LTLFireability-00 880309 m, 25843 m/sec, 5527592 t fired, .

Time elapsed: 31 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/1799 9/32 HirschbergSinclair-PT-45-LTLFireability-00 1008607 m, 25659 m/sec, 6439242 t fired, .

Time elapsed: 36 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/1799 10/32 HirschbergSinclair-PT-45-LTLFireability-00 1127272 m, 23733 m/sec, 7342416 t fired, .

Time elapsed: 41 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 45/1799 12/32 HirschbergSinclair-PT-45-LTLFireability-00 1259339 m, 26413 m/sec, 8258246 t fired, .

Time elapsed: 46 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 50/1799 13/32 HirschbergSinclair-PT-45-LTLFireability-00 1394206 m, 26973 m/sec, 9178151 t fired, .

Time elapsed: 51 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 55/1799 14/32 HirschbergSinclair-PT-45-LTLFireability-00 1522499 m, 25658 m/sec, 10089542 t fired, .

Time elapsed: 56 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 60/1799 15/32 HirschbergSinclair-PT-45-LTLFireability-00 1649855 m, 25471 m/sec, 11000014 t fired, .

Time elapsed: 61 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 65/1799 16/32 HirschbergSinclair-PT-45-LTLFireability-00 1762103 m, 22449 m/sec, 11895902 t fired, .

Time elapsed: 66 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 70/1799 17/32 HirschbergSinclair-PT-45-LTLFireability-00 1890174 m, 25614 m/sec, 12809555 t fired, .

Time elapsed: 71 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 75/1799 18/32 HirschbergSinclair-PT-45-LTLFireability-00 2001202 m, 22205 m/sec, 13707937 t fired, .

Time elapsed: 76 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 80/1799 19/32 HirschbergSinclair-PT-45-LTLFireability-00 2113853 m, 22530 m/sec, 14604506 t fired, .

Time elapsed: 81 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 85/1799 20/32 HirschbergSinclair-PT-45-LTLFireability-00 2226362 m, 22501 m/sec, 15504149 t fired, .

Time elapsed: 86 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 90/1799 21/32 HirschbergSinclair-PT-45-LTLFireability-00 2327259 m, 20179 m/sec, 16392392 t fired, .

Time elapsed: 91 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 95/1799 22/32 HirschbergSinclair-PT-45-LTLFireability-00 2462557 m, 27059 m/sec, 17309862 t fired, .

Time elapsed: 96 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 100/1799 23/32 HirschbergSinclair-PT-45-LTLFireability-00 2592105 m, 25909 m/sec, 18225541 t fired, .

Time elapsed: 101 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 105/1799 24/32 HirschbergSinclair-PT-45-LTLFireability-00 2723262 m, 26231 m/sec, 19138870 t fired, .

Time elapsed: 106 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 110/1799 26/32 HirschbergSinclair-PT-45-LTLFireability-00 2849706 m, 25288 m/sec, 20049532 t fired, .

Time elapsed: 111 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 115/1799 27/32 HirschbergSinclair-PT-45-LTLFireability-00 2963941 m, 22847 m/sec, 20950154 t fired, .

Time elapsed: 116 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 120/1799 28/32 HirschbergSinclair-PT-45-LTLFireability-00 3089924 m, 25196 m/sec, 21862211 t fired, .

Time elapsed: 121 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 125/1799 29/32 HirschbergSinclair-PT-45-LTLFireability-00 3201506 m, 22316 m/sec, 22761464 t fired, .

Time elapsed: 126 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 130/1799 30/32 HirschbergSinclair-PT-45-LTLFireability-00 3312341 m, 22167 m/sec, 23655269 t fired, .

Time elapsed: 131 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 135/1799 31/32 HirschbergSinclair-PT-45-LTLFireability-00 3422263 m, 21984 m/sec, 24549337 t fired, .

Time elapsed: 136 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 140/1799 31/32 HirschbergSinclair-PT-45-LTLFireability-00 3520767 m, 19700 m/sec, 25431241 t fired, .

Time elapsed: 141 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 2
lola: CANCELED task # 1 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
lola: LAUNCH task # 4 (type EXCL) for 3 HirschbergSinclair-PT-45-LTLFireability-08
lola: time limit : 3454 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 5/3454 3/32 HirschbergSinclair-PT-45-LTLFireability-08 174102 m, 34820 m/sec, 719700 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 10/3454 5/32 HirschbergSinclair-PT-45-LTLFireability-08 361914 m, 37562 m/sec, 1482149 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 15/3454 8/32 HirschbergSinclair-PT-45-LTLFireability-08 543965 m, 36410 m/sec, 2246759 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 20/3454 10/32 HirschbergSinclair-PT-45-LTLFireability-08 725837 m, 36374 m/sec, 3010986 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 25/3454 13/32 HirschbergSinclair-PT-45-LTLFireability-08 907463 m, 36325 m/sec, 3773749 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 30/3454 16/32 HirschbergSinclair-PT-45-LTLFireability-08 1092143 m, 36936 m/sec, 4549788 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 35/3454 18/32 HirschbergSinclair-PT-45-LTLFireability-08 1279560 m, 37483 m/sec, 5328139 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 40/3454 21/32 HirschbergSinclair-PT-45-LTLFireability-08 1465952 m, 37278 m/sec, 6094500 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 45/3454 24/32 HirschbergSinclair-PT-45-LTLFireability-08 1624461 m, 31701 m/sec, 6810706 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 50/3454 26/32 HirschbergSinclair-PT-45-LTLFireability-08 1758639 m, 26835 m/sec, 7509231 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 55/3454 27/32 HirschbergSinclair-PT-45-LTLFireability-08 1890688 m, 26409 m/sec, 8195243 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 60/3454 29/32 HirschbergSinclair-PT-45-LTLFireability-08 2015572 m, 24976 m/sec, 8844997 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 65/3454 31/32 HirschbergSinclair-PT-45-LTLFireability-08 2152826 m, 27450 m/sec, 9509380 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
lola: CANCELED task # 4 (type EXCL) for HirschbergSinclair-PT-45-LTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-45-LTLFireability-00: LTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-45-LTLFireability-08: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
lola: Portfolio finished: no open tasks 2

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-45-LTLFireability-00: LTL unknown AGGR
HirschbergSinclair-PT-45-LTLFireability-08: LTL unknown AGGR


Time elapsed: 216 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-45"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is HirschbergSinclair-PT-45, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r199-smll-167840346000492"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-45.tgz
mv HirschbergSinclair-PT-45 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;