About the Execution of LoLa+red for HexagonalGrid-PT-126
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 1700.752 | 250903.00 | 260800.00 | 1124.20 | TFTFFTTFFTTFFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r199-smll-167840345900378.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is HexagonalGrid-PT-126, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r199-smll-167840345900378
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 568K
-rw-r--r-- 1 mcc users 8.3K Feb 26 17:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 85K Feb 26 17:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 26 17:06 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 17:06 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:14 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:14 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 17:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 159K Feb 26 17:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 17:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Feb 26 17:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:14 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rwxr-xr-x 1 mcc users 18K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-00
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-01
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-02
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-03
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-04
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-05
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-06
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-07
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-08
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-09
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-10
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-11
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-12
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-13
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-14
FORMULA_NAME HexagonalGrid-PT-126-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678526612282
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HexagonalGrid-PT-126
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 09:23:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 09:23:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 09:23:36] [INFO ] Load time of PNML (sax parser for PT used): 60 ms
[2023-03-11 09:23:36] [INFO ] Transformed 31 places.
[2023-03-11 09:23:36] [INFO ] Transformed 42 transitions.
[2023-03-11 09:23:36] [INFO ] Parsed PT model containing 31 places and 42 transitions and 168 arcs in 212 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 26 ms.
Initial state reduction rules removed 3 formulas.
FORMULA HexagonalGrid-PT-126-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-126-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA HexagonalGrid-PT-126-CTLFireability-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 31 out of 31 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 25 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
// Phase 1: matrix 42 rows 31 cols
[2023-03-11 09:23:36] [INFO ] Computed 14 place invariants in 10 ms
[2023-03-11 09:23:36] [INFO ] Implicit Places using invariants in 275 ms returned []
[2023-03-11 09:23:36] [INFO ] Invariant cache hit.
[2023-03-11 09:23:36] [INFO ] Implicit Places using invariants and state equation in 114 ms returned []
Implicit Place search using SMT with State Equation took 450 ms to find 0 implicit places.
[2023-03-11 09:23:36] [INFO ] Invariant cache hit.
[2023-03-11 09:23:36] [INFO ] Dead Transitions using invariants and state equation in 132 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 610 ms. Remains : 31/31 places, 42/42 transitions.
Support contains 31 out of 31 places after structural reductions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 45 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 20 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Finished random walk after 79 steps, including 0 resets, run visited all 33 properties in 60 ms. (steps per millisecond=1 )
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 12 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 13 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 16 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 9 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 8 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 2 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 7 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 8 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 2 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 7 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 9 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 2 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 2 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 2 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 8 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 1 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 4 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 2 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 1 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 4 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 1 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 4 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 1 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 4 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 6 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in LTL mode, iteration 0 : 31/31 places, 42/42 transitions.
Applied a total of 0 rules in 1 ms. Remains 31 /31 variables (removed 0) and now considering 42/42 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 31/31 places, 42/42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 5 ms
[2023-03-11 09:23:37] [INFO ] Input system was already deterministic with 42 transitions.
[2023-03-11 09:23:37] [INFO ] Flatten gal took : 7 ms
[2023-03-11 09:23:38] [INFO ] Flatten gal took : 7 ms
[2023-03-11 09:23:38] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-11 09:23:38] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 31 places, 42 transitions and 168 arcs took 1 ms.
Total runtime 2254 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT HexagonalGrid-PT-126
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/367
CTLFireability
FORMULA HexagonalGrid-PT-126-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA HexagonalGrid-PT-126-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678526863185
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/367/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/367/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/367/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 25 (type EXCL) for 24 HexagonalGrid-PT-126-CTLFireability-08
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/276 4/32 HexagonalGrid-PT-126-CTLFireability-08 858299 m, 171659 m/sec, 4076021 t fired, .
Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/276 7/32 HexagonalGrid-PT-126-CTLFireability-08 1561504 m, 140641 m/sec, 7937753 t fired, .
Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/276 10/32 HexagonalGrid-PT-126-CTLFireability-08 2222294 m, 132158 m/sec, 11869734 t fired, .
Time elapsed: 15 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/276 11/32 HexagonalGrid-PT-126-CTLFireability-08 2649402 m, 85421 m/sec, 16352782 t fired, .
Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/276 11/32 HexagonalGrid-PT-126-CTLFireability-08 2658742 m, 1868 m/sec, 20736234 t fired, .
Time elapsed: 25 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/276 11/32 HexagonalGrid-PT-126-CTLFireability-08 2662006 m, 652 m/sec, 25064568 t fired, .
Time elapsed: 30 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/276 11/32 HexagonalGrid-PT-126-CTLFireability-08 2663430 m, 284 m/sec, 29480040 t fired, .
Time elapsed: 35 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/276 11/32 HexagonalGrid-PT-126-CTLFireability-08 2663978 m, 109 m/sec, 33827688 t fired, .
Time elapsed: 40 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-07: AXAF 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/276 11/32 HexagonalGrid-PT-126-CTLFireability-08 2664160 m, 36 m/sec, 38548500 t fired, .
Time elapsed: 45 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 25 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-08
lola: result : false
lola: markings : 2664192
lola: fired transitions : 43314822
lola: time used : 49.000000
lola: memory pages used : 11
lola: LAUNCH task # 39 (type EXCL) for 21 HexagonalGrid-PT-126-CTLFireability-07
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-07
lola: result : true
lola: markings : 25
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 HexagonalGrid-PT-126-CTLFireability-14
lola: time limit : 322 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-14
lola: result : false
lola: markings : 63
lola: fired transitions : 80
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 HexagonalGrid-PT-126-CTLFireability-12
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-12
lola: result : false
lola: markings : 26
lola: fired transitions : 144
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 HexagonalGrid-PT-126-CTLFireability-10
lola: time limit : 394 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 0/394 1/32 HexagonalGrid-PT-126-CTLFireability-10 180312 m, 36062 m/sec, 619951 t fired, .
Time elapsed: 50 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/394 6/32 HexagonalGrid-PT-126-CTLFireability-10 1392272 m, 242392 m/sec, 5583100 t fired, .
Time elapsed: 55 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/394 7/32 HexagonalGrid-PT-126-CTLFireability-10 1627660 m, 47077 m/sec, 10611622 t fired, .
Time elapsed: 60 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 31 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-10
lola: result : true
lola: markings : 1756809
lola: fired transitions : 15464712
lola: time used : 15.000000
lola: memory pages used : 8
lola: LAUNCH task # 28 (type EXCL) for 27 HexagonalGrid-PT-126-CTLFireability-09
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 0/441 1/32 HexagonalGrid-PT-126-CTLFireability-09 71892 m, 14378 m/sec, 416076 t fired, .
Time elapsed: 65 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/441 4/32 HexagonalGrid-PT-126-CTLFireability-09 842597 m, 154141 m/sec, 5290384 t fired, .
Time elapsed: 70 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/441 7/32 HexagonalGrid-PT-126-CTLFireability-09 1567457 m, 144972 m/sec, 10053939 t fired, .
Time elapsed: 75 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/441 9/32 HexagonalGrid-PT-126-CTLFireability-09 2009195 m, 88347 m/sec, 15229120 t fired, .
Time elapsed: 80 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/441 9/32 HexagonalGrid-PT-126-CTLFireability-09 2142388 m, 26638 m/sec, 20197463 t fired, .
Time elapsed: 85 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/441 10/32 HexagonalGrid-PT-126-CTLFireability-09 2254750 m, 22472 m/sec, 25413070 t fired, .
Time elapsed: 90 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 28 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-09
lola: result : true
lola: markings : 2285496
lola: fired transitions : 27937347
lola: time used : 27.000000
lola: memory pages used : 10
lola: LAUNCH task # 16 (type EXCL) for 15 HexagonalGrid-PT-126-CTLFireability-05
lola: time limit : 501 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-05
lola: result : true
lola: markings : 295
lola: fired transitions : 362
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 HexagonalGrid-PT-126-CTLFireability-04
lola: time limit : 584 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-04
lola: result : false
lola: markings : 56
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 HexagonalGrid-PT-126-CTLFireability-03
lola: time limit : 701 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-03
lola: result : false
lola: markings : 886
lola: fired transitions : 1123
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 HexagonalGrid-PT-126-CTLFireability-02
lola: time limit : 877 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 3/877 3/32 HexagonalGrid-PT-126-CTLFireability-02 601424 m, 120284 m/sec, 2801822 t fired, .
Time elapsed: 95 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 8/877 6/32 HexagonalGrid-PT-126-CTLFireability-02 1401339 m, 159983 m/sec, 7262074 t fired, .
Time elapsed: 100 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 13/877 9/32 HexagonalGrid-PT-126-CTLFireability-02 2068281 m, 133388 m/sec, 11418678 t fired, .
Time elapsed: 105 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 18/877 11/32 HexagonalGrid-PT-126-CTLFireability-02 2650632 m, 116470 m/sec, 15660537 t fired, .
Time elapsed: 110 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 23/877 11/32 HexagonalGrid-PT-126-CTLFireability-02 2660459 m, 1965 m/sec, 20058196 t fired, .
Time elapsed: 115 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 28/877 11/32 HexagonalGrid-PT-126-CTLFireability-02 2662781 m, 464 m/sec, 24255865 t fired, .
Time elapsed: 120 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 33/877 11/32 HexagonalGrid-PT-126-CTLFireability-02 2663612 m, 166 m/sec, 28526398 t fired, .
Time elapsed: 125 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 38/877 11/32 HexagonalGrid-PT-126-CTLFireability-02 2663990 m, 75 m/sec, 32923811 t fired, .
Time elapsed: 130 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 43/877 11/32 HexagonalGrid-PT-126-CTLFireability-02 2664148 m, 31 m/sec, 37520625 t fired, .
Time elapsed: 135 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 48/877 11/32 HexagonalGrid-PT-126-CTLFireability-02 2664192 m, 8 m/sec, 42500167 t fired, .
Time elapsed: 140 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 7 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-02
lola: result : true
lola: markings : 2664192
lola: fired transitions : 44233025
lola: time used : 50.000000
lola: memory pages used : 11
lola: LAUNCH task # 4 (type EXCL) for 3 HexagonalGrid-PT-126-CTLFireability-01
lola: time limit : 1152 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-01
lola: result : false
lola: markings : 1868
lola: fired transitions : 3448
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 HexagonalGrid-PT-126-CTLFireability-00
lola: time limit : 1729 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/1729 2/32 HexagonalGrid-PT-126-CTLFireability-00 436838 m, 87367 m/sec, 2179455 t fired, .
Time elapsed: 145 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/1729 5/32 HexagonalGrid-PT-126-CTLFireability-00 980585 m, 108749 m/sec, 5274462 t fired, .
Time elapsed: 150 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 13/1729 7/32 HexagonalGrid-PT-126-CTLFireability-00 1491781 m, 102239 m/sec, 8388868 t fired, .
Time elapsed: 155 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 18/1729 9/32 HexagonalGrid-PT-126-CTLFireability-00 1975354 m, 96714 m/sec, 11504942 t fired, .
Time elapsed: 160 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 23/1729 11/32 HexagonalGrid-PT-126-CTLFireability-00 2450106 m, 94950 m/sec, 14694743 t fired, .
Time elapsed: 165 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 28/1729 11/32 HexagonalGrid-PT-126-CTLFireability-00 2651808 m, 40340 m/sec, 19040549 t fired, .
Time elapsed: 170 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 33/1729 11/32 HexagonalGrid-PT-126-CTLFireability-00 2659320 m, 1502 m/sec, 23395129 t fired, .
Time elapsed: 175 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 38/1729 11/32 HexagonalGrid-PT-126-CTLFireability-00 2662232 m, 582 m/sec, 27779486 t fired, .
Time elapsed: 180 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 43/1729 11/32 HexagonalGrid-PT-126-CTLFireability-00 2663542 m, 262 m/sec, 32229916 t fired, .
Time elapsed: 185 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 48/1729 11/32 HexagonalGrid-PT-126-CTLFireability-00 2664039 m, 99 m/sec, 36928443 t fired, .
Time elapsed: 190 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 53/1729 11/32 HexagonalGrid-PT-126-CTLFireability-00 2664181 m, 28 m/sec, 42014919 t fired, .
Time elapsed: 195 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 1 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-00
lola: result : true
lola: markings : 2664192
lola: fired transitions : 44869618
lola: time used : 56.000000
lola: memory pages used : 11
lola: LAUNCH task # 19 (type EXCL) for 18 HexagonalGrid-PT-126-CTLFireability-06
lola: time limit : 3402 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 2/3402 2/32 HexagonalGrid-PT-126-CTLFireability-06 329092 m, 65818 m/sec, 2240880 t fired, .
Time elapsed: 200 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 7/3402 5/32 HexagonalGrid-PT-126-CTLFireability-06 981837 m, 130549 m/sec, 7026439 t fired, .
Time elapsed: 205 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 12/3402 7/32 HexagonalGrid-PT-126-CTLFireability-06 1574868 m, 118606 m/sec, 11562137 t fired, .
Time elapsed: 210 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 17/3402 9/32 HexagonalGrid-PT-126-CTLFireability-06 2150667 m, 115159 m/sec, 16089992 t fired, .
Time elapsed: 215 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 22/3402 11/32 HexagonalGrid-PT-126-CTLFireability-06 2449338 m, 59734 m/sec, 20868919 t fired, .
Time elapsed: 220 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 27/3402 11/32 HexagonalGrid-PT-126-CTLFireability-06 2515377 m, 13207 m/sec, 25176120 t fired, .
Time elapsed: 225 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 32/3402 11/32 HexagonalGrid-PT-126-CTLFireability-06 2568166 m, 10557 m/sec, 29468002 t fired, .
Time elapsed: 230 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 37/3402 11/32 HexagonalGrid-PT-126-CTLFireability-06 2612395 m, 8845 m/sec, 33902600 t fired, .
Time elapsed: 235 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HexagonalGrid-PT-126-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 42/3402 11/32 HexagonalGrid-PT-126-CTLFireability-06 2647750 m, 7071 m/sec, 38660712 t fired, .
Time elapsed: 240 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 19 (type EXCL) for HexagonalGrid-PT-126-CTLFireability-06
lola: result : true
lola: markings : 2664192
lola: fired transitions : 42381222
lola: time used : 46.000000
lola: memory pages used : 11
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HexagonalGrid-PT-126-CTLFireability-00: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-01: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-02: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-03: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-04: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-05: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-06: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-07: AXAF false state space /EXEG
HexagonalGrid-PT-126-CTLFireability-08: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-09: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-10: CTL true CTL model checker
HexagonalGrid-PT-126-CTLFireability-12: CTL false CTL model checker
HexagonalGrid-PT-126-CTLFireability-14: CTL false CTL model checker
Time elapsed: 244 secs. Pages in use: 11
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HexagonalGrid-PT-126"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is HexagonalGrid-PT-126, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r199-smll-167840345900378"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/HexagonalGrid-PT-126.tgz
mv HexagonalGrid-PT-126 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;