About the Execution of LoLa+red for GlobalResAllocation-PT-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13223.567 | 3600000.00 | 14099023.00 | 1421.80 | FFTTFTTTTTFTFTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r199-smll-167840345700230.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is GlobalResAllocation-PT-05, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r199-smll-167840345700230
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 272M
-rw-r--r-- 1 mcc users 35K Feb 25 19:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 179K Feb 25 19:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 19:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 35M Feb 25 19:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 18K Feb 25 16:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 16:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 9.1M Feb 25 16:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 29M Feb 25 16:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 60K Feb 26 00:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 276K Feb 26 00:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 27M Feb 26 00:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 109M Feb 26 00:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.9K Feb 25 16:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 55M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-00
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-01
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-02
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-03
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-04
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-05
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-06
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-07
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-08
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-09
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-10
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-11
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-12
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-13
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-14
FORMULA_NAME GlobalResAllocation-PT-05-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1678499035639
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GlobalResAllocation-PT-05
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 01:43:59] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-11 01:43:59] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 01:44:01] [INFO ] Load time of PNML (sax parser for PT used): 2378 ms
[2023-03-11 01:44:01] [INFO ] Transformed 75 places.
[2023-03-11 01:44:01] [INFO ] Transformed 56105 transitions.
[2023-03-11 01:44:01] [INFO ] Parsed PT model containing 75 places and 56105 transitions and 492760 arcs in 2883 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 47 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 50775 transitions
Reduce redundant transitions removed 50775 transitions.
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1656 ms. (steps per millisecond=6 ) properties (out of 15) seen :6
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 159 ms. (steps per millisecond=62 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
Normalized transition count is 5280 out of 5330 initially.
// Phase 1: matrix 5280 rows 75 cols
[2023-03-11 01:44:05] [INFO ] Computed 20 place invariants in 163 ms
[2023-03-11 01:44:06] [INFO ] [Real]Absence check using 12 positive place invariants in 5 ms returned sat
[2023-03-11 01:44:06] [INFO ] [Real]Absence check using 12 positive and 8 generalized place invariants in 3 ms returned sat
[2023-03-11 01:44:06] [INFO ] After 290ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:5
[2023-03-11 01:44:06] [INFO ] [Nat]Absence check using 12 positive place invariants in 5 ms returned sat
[2023-03-11 01:44:06] [INFO ] [Nat]Absence check using 12 positive and 8 generalized place invariants in 4 ms returned sat
[2023-03-11 01:44:06] [INFO ] After 105ms SMT Verify possible using all constraints in natural domain returned unsat :9 sat :0
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-12 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-06 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 9 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 7637 ms.
starting LoLA
BK_INPUT GlobalResAllocation-PT-05
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 2564720 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15741280 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 4.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 3.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 GlobalResAllocation-PT-05-ReachabilityCardinality-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 22 (type CNST) for GlobalResAllocation-PT-05-ReachabilityCardinality-07
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 17.000000 secs.
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 3.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 71 (type EXCL) for 42 GlobalResAllocation-PT-05-ReachabilityCardinality-14
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 51 (type FNDP) for 12 GlobalResAllocation-PT-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 12 GlobalResAllocation-PT-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 12 GlobalResAllocation-PT-05-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 60 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-04
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 51 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 53 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 49 (type FNDP) for 18 GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 18 GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 75 (type SRCH) for 18 GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-04
lola: result : true
lola: fired transitions : 9
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-53.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-52.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 2/581 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 3370 t fired, 1 attempts, .
52 EF STEQ 2/698 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 3/205 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 38 m, 7 m/sec, 59 t fired, .
75 EF SRCH 2/698 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 3306 m, 661 m/sec, 4393 t fired, .
Time elapsed: 111 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 7/176 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 11642 t fired, 1 attempts, .
52 EF STEQ 7/176 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 8/218 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 151 m, 22 m/sec, 227 t fired, .
75 EF SRCH 7/186 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 11909 m, 1720 m/sec, 15874 t fired, .
Time elapsed: 116 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 12/176 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 19429 t fired, 1 attempts, .
52 EF STEQ 12/176 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 13/218 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 241 m, 18 m/sec, 392 t fired, .
75 EF SRCH 12/186 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 19247 m, 1467 m/sec, 25641 t fired, .
Time elapsed: 121 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: Created skeleton in 6.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 0 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 17/170 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 27065 t fired, 1 attempts, .
52 EF STEQ 17/170 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 18/232 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 344 m, 20 m/sec, 565 t fired, .
75 EF SRCH 17/180 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 27320 m, 1614 m/sec, 36363 t fired, .
Time elapsed: 126 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: Created skeleton in 8.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 22/162 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 36068 t fired, 1 attempts, .
52 EF STEQ 22/162 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 23/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 441 m, 19 m/sec, 728 t fired, .
75 EF SRCH 22/172 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 36002 m, 1736 m/sec, 48009 t fired, .
Time elapsed: 131 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 27/161 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 45468 t fired, 1 attempts, .
52 EF STEQ 27/161 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 28/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 557 m, 23 m/sec, 936 t fired, .
75 EF SRCH 27/171 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 45468 m, 1893 m/sec, 60653 t fired, .
Time elapsed: 136 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 32/156 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 55276 t fired, 1 attempts, .
52 EF STEQ 32/156 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 33/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 671 m, 22 m/sec, 1151 t fired, .
75 EF SRCH 32/166 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 55048 m, 1916 m/sec, 73633 t fired, .
Time elapsed: 141 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 37/151 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 64529 t fired, 1 attempts, .
52 EF STEQ 37/151 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 38/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 777 m, 21 m/sec, 1347 t fired, .
75 EF SRCH 37/161 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 65156 m, 2021 m/sec, 87555 t fired, .
Time elapsed: 146 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 42/146 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 74480 t fired, 1 attempts, .
52 EF STEQ 42/146 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 43/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 915 m, 27 m/sec, 1571 t fired, .
75 EF SRCH 42/156 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 74913 m, 1951 m/sec, 100754 t fired, .
Time elapsed: 151 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 47/141 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 84619 t fired, 1 attempts, .
52 EF STEQ 47/141 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 48/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 1035 m, 24 m/sec, 1772 t fired, .
75 EF SRCH 47/151 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 84391 m, 1895 m/sec, 113549 t fired, .
Time elapsed: 156 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 52/136 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 94513 t fired, 1 attempts, .
52 EF STEQ 52/136 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 53/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 1139 m, 20 m/sec, 1960 t fired, .
75 EF SRCH 52/146 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 95028 m, 2127 m/sec, 127974 t fired, .
Time elapsed: 161 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 57/131 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 104238 t fired, 1 attempts, .
52 EF STEQ 57/131 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 58/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 1237 m, 19 m/sec, 2140 t fired, .
75 EF SRCH 57/141 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 105140 m, 2022 m/sec, 141700 t fired, .
Time elapsed: 166 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 62/126 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 113850 t fired, 1 attempts, .
52 EF STEQ 62/126 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 63/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 1374 m, 27 m/sec, 2388 t fired, .
75 EF SRCH 62/136 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 114901 m, 1952 m/sec, 154814 t fired, .
Time elapsed: 171 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 67/121 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 123934 t fired, 1 attempts, .
52 EF STEQ 67/121 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 68/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 1481 m, 21 m/sec, 2580 t fired, .
75 EF SRCH 67/131 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 125624 m, 2144 m/sec, 169272 t fired, .
Time elapsed: 176 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 72/116 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 133598 t fired, 1 attempts, .
52 EF STEQ 72/116 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
71 EF EXCL 73/249 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-14 1591 m, 22 m/sec, 2782 t fired, .
75 EF SRCH 72/126 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 135441 m, 1963 m/sec, 182682 t fired, .
Time elapsed: 181 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 71 (type EXCL) for GlobalResAllocation-PT-05-ReachabilityCardinality-14
lola: result : true
lola: markings : 1622
lola: fired transitions : 2834
lola: time used : 75.000000
lola: memory pages used : 1
lola: LAUNCH task # 139 (type EXCL) for 39 GlobalResAllocation-PT-05-ReachabilityCardinality-13
lola: time limit : 262 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 77/119 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 143182 t fired, 1 attempts, .
52 EF STEQ 77/131 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
75 EF SRCH 77/131 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 145413 m, 1994 m/sec, 196471 t fired, .
139 EF EXCL 3/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 76 m, 15 m/sec, 111 t fired, .
Time elapsed: 186 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 82/116 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 153148 t fired, 1 attempts, .
52 EF STEQ 82/128 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
75 EF SRCH 82/128 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 155238 m, 1965 m/sec, 209775 t fired, .
139 EF EXCL 8/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 244 m, 33 m/sec, 374 t fired, .
Time elapsed: 191 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 87/111 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 163244 t fired, 1 attempts, .
52 EF STEQ 87/123 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
75 EF SRCH 87/123 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 165080 m, 1968 m/sec, 223287 t fired, .
139 EF EXCL 13/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 417 m, 34 m/sec, 647 t fired, .
Time elapsed: 196 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 92/106 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 172814 t fired, 1 attempts, .
52 EF STEQ 92/118 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
75 EF SRCH 92/118 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 174967 m, 1977 m/sec, 236931 t fired, .
139 EF EXCL 18/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 614 m, 39 m/sec, 976 t fired, .
Time elapsed: 201 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 3 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 EF FNDP 97/101 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 182611 t fired, 1 attempts, .
52 EF STEQ 97/113 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
75 EF SRCH 97/113 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 184957 m, 1998 m/sec, 250615 t fired, .
139 EF EXCL 23/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 825 m, 42 m/sec, 1306 t fired, .
Time elapsed: 206 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 49 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-06 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 2 0 1 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 EF STEQ 102/108 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 sara is running.
75 EF SRCH 102/108 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 195060 m, 2020 m/sec, 264429 t fired, .
139 EF EXCL 28/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 1011 m, 37 m/sec, 1594 t fired, .
Time elapsed: 211 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 82 (type FNDP) for 9 GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 49 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: result : unknown
lola: fired transitions : 191991
lola: tried executions : 2
lola: time used : 102.000000
lola: memory pages used : 0
lola: CANCELED task # 52 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-06 (local timeout)
lola: CANCELED task # 75 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-06 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 2 2 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 5/199 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 9210 t fired, 1 attempts, .
139 EF EXCL 33/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 1203 m, 38 m/sec, 1911 t fired, .
Time elapsed: 216 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 102 (type FNDP) for 6 GlobalResAllocation-PT-05-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type EQUN) for 6 GlobalResAllocation-PT-05-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 52 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-103.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 10/206 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 18605 t fired, 1 attempts, .
102 EF FNDP 5/211 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-02 1302 t fired, 1 attempts, .
103 EF STEQ 5/199 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-02 sara is running.
139 EF EXCL 38/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 1362 m, 31 m/sec, 2168 t fired, .
Time elapsed: 221 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 15/201 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 28499 t fired, 1 attempts, .
102 EF FNDP 10/206 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-02 2879 t fired, 1 attempts, .
103 EF STEQ 10/194 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-02 sara is running.
139 EF EXCL 43/262 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 1567 m, 41 m/sec, 2492 t fired, .
Time elapsed: 226 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 103 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-02
lola: result : false
lola: CANCELED task # 102 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 93 (type FNDP) for 24 GlobalResAllocation-PT-05-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 24 GlobalResAllocation-PT-05-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 102 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 3908
lola: tried executions : 2
lola: time used : 13.000000
lola: memory pages used : 0
lola: FINISHED task # 93 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 94 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 57 (type FNDP) for 36 GlobalResAllocation-PT-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 36 GlobalResAllocation-PT-05-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-58.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2/240 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-12 3210 t fired, 1 attempts, .
58 EF STEQ 2/240 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-12 sara is running.
82 EF FNDP 20/242 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 37365 t fired, 1 attempts, .
139 EF EXCL 48/310 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 1727 m, 32 m/sec, 2736 t fired, .
Time elapsed: 231 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 7/238 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-12 14889 t fired, 1 attempts, .
58 EF STEQ 7/238 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-12 sara is running.
82 EF FNDP 25/240 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 45271 t fired, 1 attempts, .
139 EF EXCL 53/310 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 1890 m, 32 m/sec, 2990 t fired, .
Time elapsed: 236 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 12/233 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-12 25954 t fired, 1 attempts, .
58 EF STEQ 12/233 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-12 sara is running.
82 EF FNDP 30/235 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 53414 t fired, 1 attempts, .
139 EF EXCL 58/310 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2034 m, 28 m/sec, 3222 t fired, .
Time elapsed: 241 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 58 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-12
lola: result : false
lola: CANCELED task # 57 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 56 (type FNDP) for 45 GlobalResAllocation-PT-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 45 GlobalResAllocation-PT-05-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 57 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 28483
lola: tried executions : 2
lola: time used : 14.000000
lola: memory pages used : 0
lola: FINISHED task # 56 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 142
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 62 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 87 (type FNDP) for 30 GlobalResAllocation-PT-05-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type EQUN) for 30 GlobalResAllocation-PT-05-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-62.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 35/276 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 60558 t fired, 1 attempts, .
87 EF FNDP 3/305 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-10 2531 t fired, 1 attempts, .
89 EF STEQ 3/305 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-10 sara is running.
139 EF EXCL 63/379 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2170 m, 27 m/sec, 3460 t fired, .
Time elapsed: 246 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 40/273 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 68034 t fired, 1 attempts, .
87 EF FNDP 8/302 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-10 6977 t fired, 1 attempts, .
89 EF STEQ 8/302 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-10 sara is running.
139 EF EXCL 68/379 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2301 m, 26 m/sec, 3661 t fired, .
Time elapsed: 251 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 45/268 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 74465 t fired, 1 attempts, .
87 EF FNDP 13/297 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-10 11716 t fired, 1 attempts, .
89 EF STEQ 13/297 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-10 sara is running.
139 EF EXCL 73/379 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2442 m, 28 m/sec, 3878 t fired, .
Time elapsed: 256 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 89 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-10
lola: result : false
lola: CANCELED task # 87 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 108 (type FNDP) for 33 GlobalResAllocation-PT-05-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type EQUN) for 33 GlobalResAllocation-PT-05-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 87 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 16184
lola: tried executions : 2
lola: time used : 18.000000
lola: memory pages used : 0
lola: FINISHED task # 108 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-11
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 113 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 121 (type FNDP) for 27 GlobalResAllocation-PT-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 122 (type EQUN) for 27 GlobalResAllocation-PT-05-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 121 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 74
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 122 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 132 (type FNDP) for 0 GlobalResAllocation-PT-05-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type EQUN) for 0 GlobalResAllocation-PT-05-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 50/434 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 81828 t fired, 1 attempts, .
132 EF FNDP 0/477 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 --
136 EF STEQ 0/477 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara not yet started (preprocessing).
139 EF EXCL 78/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2576 m, 26 m/sec, 4113 t fired, .
Time elapsed: 261 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-122.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-113.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-136.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 55/434 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 86788 t fired, 1 attempts, .
132 EF FNDP 5/477 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 4859 t fired, 1 attempts, .
136 EF STEQ 5/477 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 83/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2681 m, 21 m/sec, 4287 t fired, .
Time elapsed: 266 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 60/429 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 92130 t fired, 1 attempts, .
132 EF FNDP 10/472 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 10323 t fired, 1 attempts, .
136 EF STEQ 10/472 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 88/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2787 m, 21 m/sec, 4459 t fired, .
Time elapsed: 271 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 65/424 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 96619 t fired, 1 attempts, .
132 EF FNDP 15/467 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 15874 t fired, 1 attempts, .
136 EF STEQ 15/467 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 93/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2870 m, 16 m/sec, 4590 t fired, .
Time elapsed: 276 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 70/419 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 102136 t fired, 1 attempts, .
132 EF FNDP 20/462 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 21230 t fired, 1 attempts, .
136 EF STEQ 20/462 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 98/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 2966 m, 19 m/sec, 4741 t fired, .
Time elapsed: 281 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 122 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-09
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 75/411 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 107964 t fired, 1 attempts, .
132 EF FNDP 25/454 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 26938 t fired, 1 attempts, .
136 EF STEQ 25/454 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 103/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3083 m, 23 m/sec, 4945 t fired, .
Time elapsed: 286 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 80/409 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 114029 t fired, 1 attempts, .
132 EF FNDP 30/452 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 33078 t fired, 1 attempts, .
136 EF STEQ 30/452 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 108/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3176 m, 18 m/sec, 5099 t fired, .
Time elapsed: 291 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 85/404 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 120057 t fired, 1 attempts, .
132 EF FNDP 35/447 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 39172 t fired, 1 attempts, .
136 EF STEQ 35/447 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 113/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3294 m, 23 m/sec, 5284 t fired, .
Time elapsed: 296 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 90/399 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 126069 t fired, 1 attempts, .
132 EF FNDP 40/442 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 45172 t fired, 1 attempts, .
136 EF STEQ 40/442 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 118/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3409 m, 23 m/sec, 5486 t fired, .
Time elapsed: 301 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 95/394 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 132166 t fired, 1 attempts, .
132 EF FNDP 45/437 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 51173 t fired, 1 attempts, .
136 EF STEQ 45/437 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 123/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3538 m, 25 m/sec, 5716 t fired, .
Time elapsed: 306 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 100/389 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 138282 t fired, 1 attempts, .
132 EF FNDP 50/432 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 57248 t fired, 1 attempts, .
136 EF STEQ 50/432 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 128/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3679 m, 28 m/sec, 5953 t fired, .
Time elapsed: 311 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 105/384 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 144308 t fired, 1 attempts, .
132 EF FNDP 55/427 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 63258 t fired, 1 attempts, .
136 EF STEQ 55/427 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 133/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3800 m, 24 m/sec, 6142 t fired, .
Time elapsed: 316 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 110/379 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 150413 t fired, 1 attempts, .
132 EF FNDP 60/422 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 69319 t fired, 1 attempts, .
136 EF STEQ 60/422 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 138/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 3922 m, 24 m/sec, 6355 t fired, .
Time elapsed: 321 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 115/374 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 156567 t fired, 1 attempts, .
132 EF FNDP 65/417 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 75431 t fired, 1 attempts, .
136 EF STEQ 65/417 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 143/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4053 m, 26 m/sec, 6574 t fired, .
Time elapsed: 326 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 120/369 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 162666 t fired, 1 attempts, .
132 EF FNDP 70/412 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 81433 t fired, 1 attempts, .
136 EF STEQ 70/412 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 148/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4140 m, 17 m/sec, 6714 t fired, .
Time elapsed: 331 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 125/364 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 168834 t fired, 1 attempts, .
132 EF FNDP 75/407 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 87534 t fired, 1 attempts, .
136 EF STEQ 75/407 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 153/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4274 m, 26 m/sec, 6940 t fired, .
Time elapsed: 336 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 130/359 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 174959 t fired, 1 attempts, .
132 EF FNDP 80/402 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 93651 t fired, 1 attempts, .
136 EF STEQ 80/402 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 158/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4380 m, 21 m/sec, 7113 t fired, .
Time elapsed: 341 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 135/354 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 181078 t fired, 1 attempts, .
132 EF FNDP 85/397 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 99664 t fired, 1 attempts, .
136 EF STEQ 85/397 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 163/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4513 m, 26 m/sec, 7332 t fired, .
Time elapsed: 346 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 140/349 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 187277 t fired, 1 attempts, .
132 EF FNDP 90/392 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 105796 t fired, 1 attempts, .
136 EF STEQ 90/392 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 168/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4641 m, 25 m/sec, 7550 t fired, .
Time elapsed: 351 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 145/344 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 193310 t fired, 1 attempts, .
132 EF FNDP 95/387 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 111886 t fired, 1 attempts, .
136 EF STEQ 95/387 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 173/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4752 m, 22 m/sec, 7762 t fired, .
Time elapsed: 356 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 150/339 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 199472 t fired, 1 attempts, .
132 EF FNDP 100/382 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 118028 t fired, 1 attempts, .
136 EF STEQ 100/382 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 178/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4830 m, 15 m/sec, 7899 t fired, .
Time elapsed: 361 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 155/334 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 205630 t fired, 1 attempts, .
132 EF FNDP 105/377 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 124151 t fired, 1 attempts, .
136 EF STEQ 105/377 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 183/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4934 m, 20 m/sec, 8073 t fired, .
Time elapsed: 366 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 160/329 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 211647 t fired, 1 attempts, .
132 EF FNDP 110/372 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 130228 t fired, 1 attempts, .
136 EF STEQ 110/372 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 188/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5058 m, 24 m/sec, 8276 t fired, .
Time elapsed: 371 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 165/324 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 217763 t fired, 1 attempts, .
132 EF FNDP 115/367 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 136296 t fired, 1 attempts, .
136 EF STEQ 115/367 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 193/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5174 m, 23 m/sec, 8470 t fired, .
Time elapsed: 376 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 170/319 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 223867 t fired, 1 attempts, .
132 EF FNDP 120/362 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 142350 t fired, 1 attempts, .
136 EF STEQ 120/362 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 198/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5293 m, 23 m/sec, 8655 t fired, .
Time elapsed: 381 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 175/314 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 229964 t fired, 1 attempts, .
132 EF FNDP 125/357 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 148437 t fired, 1 attempts, .
136 EF STEQ 125/357 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 203/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5407 m, 22 m/sec, 8830 t fired, .
Time elapsed: 386 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 180/309 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 236080 t fired, 1 attempts, .
132 EF FNDP 130/352 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 154549 t fired, 1 attempts, .
136 EF STEQ 130/352 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 208/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5518 m, 22 m/sec, 8999 t fired, .
Time elapsed: 391 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 185/304 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 242209 t fired, 1 attempts, .
132 EF FNDP 135/347 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 160561 t fired, 1 attempts, .
136 EF STEQ 135/347 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 213/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5629 m, 22 m/sec, 9162 t fired, .
Time elapsed: 396 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 190/299 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 248298 t fired, 1 attempts, .
132 EF FNDP 140/342 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 166565 t fired, 1 attempts, .
136 EF STEQ 140/342 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 218/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5740 m, 22 m/sec, 9351 t fired, .
Time elapsed: 401 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 195/294 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 254373 t fired, 1 attempts, .
132 EF FNDP 145/337 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 172621 t fired, 1 attempts, .
136 EF STEQ 145/337 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 223/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5868 m, 25 m/sec, 9549 t fired, .
Time elapsed: 406 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 200/289 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 260503 t fired, 1 attempts, .
132 EF FNDP 150/332 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 178669 t fired, 1 attempts, .
136 EF STEQ 150/332 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 228/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 5979 m, 22 m/sec, 9711 t fired, .
Time elapsed: 411 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 205/284 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 266618 t fired, 1 attempts, .
132 EF FNDP 155/327 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 184720 t fired, 1 attempts, .
136 EF STEQ 155/327 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 233/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6102 m, 24 m/sec, 9906 t fired, .
Time elapsed: 416 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 210/279 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 272654 t fired, 1 attempts, .
132 EF FNDP 160/322 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 190745 t fired, 1 attempts, .
136 EF STEQ 160/322 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 238/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6216 m, 22 m/sec, 10080 t fired, .
Time elapsed: 421 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 215/274 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 278731 t fired, 1 attempts, .
132 EF FNDP 165/317 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 196850 t fired, 1 attempts, .
136 EF STEQ 165/317 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 243/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6328 m, 22 m/sec, 10243 t fired, .
Time elapsed: 426 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 220/269 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 284776 t fired, 1 attempts, .
132 EF FNDP 170/312 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 202945 t fired, 1 attempts, .
136 EF STEQ 170/312 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 248/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6407 m, 15 m/sec, 10382 t fired, .
Time elapsed: 431 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 225/264 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 290885 t fired, 1 attempts, .
132 EF FNDP 175/307 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 208952 t fired, 1 attempts, .
136 EF STEQ 175/307 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 253/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6520 m, 22 m/sec, 10566 t fired, .
Time elapsed: 436 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 230/259 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 297020 t fired, 1 attempts, .
132 EF FNDP 180/302 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 215043 t fired, 1 attempts, .
136 EF STEQ 180/302 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 258/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6627 m, 21 m/sec, 10732 t fired, .
Time elapsed: 441 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 236/254 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 303106 t fired, 1 attempts, .
132 EF FNDP 186/297 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 221112 t fired, 1 attempts, .
136 EF STEQ 186/297 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 264/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6745 m, 23 m/sec, 10918 t fired, .
Time elapsed: 447 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EF FNDP 241/248 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 309257 t fired, 1 attempts, .
132 EF FNDP 191/291 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 227202 t fired, 1 attempts, .
136 EF STEQ 191/291 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 269/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6865 m, 24 m/sec, 11129 t fired, .
Time elapsed: 452 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 82 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 1 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
132 EF FNDP 196/286 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 233280 t fired, 1 attempts, .
136 EF STEQ 196/286 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 274/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 6961 m, 19 m/sec, 11291 t fired, .
Time elapsed: 457 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 92 (type FNDP) for 15 GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: result : unknown
lola: fired transitions : 315318
lola: tried executions : 2
lola: time used : 246.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 5/449 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 3300 t fired, 1 attempts, .
132 EF FNDP 201/281 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 239239 t fired, 1 attempts, .
136 EF STEQ 201/360 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 279/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7046 m, 17 m/sec, 11423 t fired, .
Time elapsed: 462 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 10/444 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 6901 t fired, 1 attempts, .
132 EF FNDP 206/276 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 245279 t fired, 1 attempts, .
136 EF STEQ 206/355 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 284/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7170 m, 24 m/sec, 11639 t fired, .
Time elapsed: 467 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 15/439 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 10574 t fired, 1 attempts, .
132 EF FNDP 211/271 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 251327 t fired, 1 attempts, .
136 EF STEQ 211/350 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 289/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7283 m, 22 m/sec, 11837 t fired, .
Time elapsed: 472 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 20/434 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 14322 t fired, 1 attempts, .
132 EF FNDP 216/266 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 257362 t fired, 1 attempts, .
136 EF STEQ 216/345 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 294/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7366 m, 16 m/sec, 11978 t fired, .
Time elapsed: 477 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 25/429 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 18085 t fired, 1 attempts, .
132 EF FNDP 221/261 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 263385 t fired, 1 attempts, .
136 EF STEQ 221/340 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 299/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7483 m, 23 m/sec, 12155 t fired, .
Time elapsed: 482 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 30/424 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 21833 t fired, 1 attempts, .
132 EF FNDP 226/256 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 269398 t fired, 1 attempts, .
136 EF STEQ 226/335 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 304/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7608 m, 25 m/sec, 12364 t fired, .
Time elapsed: 487 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 35/419 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 25666 t fired, 1 attempts, .
132 EF FNDP 231/251 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 275396 t fired, 1 attempts, .
136 EF STEQ 231/330 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 309/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7703 m, 19 m/sec, 12514 t fired, .
Time elapsed: 492 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 40/414 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 29468 t fired, 1 attempts, .
132 EF FNDP 236/246 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 281496 t fired, 1 attempts, .
136 EF STEQ 236/325 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 314/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7817 m, 22 m/sec, 12688 t fired, .
Time elapsed: 497 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 45/409 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 33282 t fired, 1 attempts, .
132 EF FNDP 241/241 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 287556 t fired, 1 attempts, .
136 EF STEQ 241/320 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 319/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 7923 m, 21 m/sec, 12854 t fired, .
Time elapsed: 502 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 132 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 1 0 1 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 5 0 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 50/404 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 37133 t fired, 1 attempts, .
136 EF STEQ 246/315 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 324/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8046 m, 24 m/sec, 13077 t fired, .
Time elapsed: 507 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 118 (type FNDP) for 3 GlobalResAllocation-PT-05-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 132 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 293588
lola: tried executions : 2
lola: time used : 246.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 55/399 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 40909 t fired, 1 attempts, .
118 EF FNDP 5/515 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1460 t fired, 1 attempts, .
136 EF STEQ 251/310 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 329/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8181 m, 27 m/sec, 13325 t fired, .
Time elapsed: 512 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 60/394 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 44743 t fired, 1 attempts, .
118 EF FNDP 10/510 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3555 t fired, 1 attempts, .
136 EF STEQ 256/305 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 334/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8305 m, 24 m/sec, 13535 t fired, .
Time elapsed: 517 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 65/389 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 48591 t fired, 1 attempts, .
118 EF FNDP 15/505 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5702 t fired, 1 attempts, .
136 EF STEQ 261/300 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 339/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8415 m, 22 m/sec, 13706 t fired, .
Time elapsed: 522 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 70/384 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 52428 t fired, 1 attempts, .
118 EF FNDP 20/500 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 7653 t fired, 1 attempts, .
136 EF STEQ 266/295 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 344/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8530 m, 23 m/sec, 13882 t fired, .
Time elapsed: 527 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 75/379 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 56270 t fired, 1 attempts, .
118 EF FNDP 25/495 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 10199 t fired, 1 attempts, .
136 EF STEQ 271/290 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 349/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8650 m, 24 m/sec, 14074 t fired, .
Time elapsed: 532 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 80/374 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 60196 t fired, 1 attempts, .
118 EF FNDP 30/490 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 12438 t fired, 1 attempts, .
136 EF STEQ 276/285 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 sara is running.
139 EF EXCL 354/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8763 m, 22 m/sec, 14247 t fired, .
Time elapsed: 537 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 136 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 2 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 4 0 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
92 EF FNDP 85/369 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 64084 t fired, 1 attempts, .
118 EF FNDP 35/485 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 14411 t fired, 1 attempts, .
139 EF EXCL 359/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8883 m, 24 m/sec, 14487 t fired, .
Time elapsed: 542 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 83 (type EQUN) for 9 GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 136 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-00
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-83.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 5/509 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 90/438 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 67841 t fired, 1 attempts, .
118 EF FNDP 40/480 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 16396 t fired, 1 attempts, .
139 EF EXCL 364/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9003 m, 24 m/sec, 14706 t fired, .
Time elapsed: 547 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 10/504 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 95/433 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 71761 t fired, 1 attempts, .
118 EF FNDP 45/475 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 18817 t fired, 1 attempts, .
139 EF EXCL 369/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9124 m, 24 m/sec, 14895 t fired, .
Time elapsed: 552 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 15/499 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 100/428 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 75699 t fired, 1 attempts, .
118 EF FNDP 50/470 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 22936 t fired, 1 attempts, .
139 EF EXCL 374/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9249 m, 25 m/sec, 15112 t fired, .
Time elapsed: 557 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 20/494 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 105/423 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 79660 t fired, 1 attempts, .
118 EF FNDP 55/465 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 27357 t fired, 1 attempts, .
139 EF EXCL 379/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9370 m, 24 m/sec, 15300 t fired, .
Time elapsed: 562 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 25/489 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 110/418 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 83572 t fired, 1 attempts, .
118 EF FNDP 60/460 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 30689 t fired, 1 attempts, .
139 EF EXCL 384/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9484 m, 22 m/sec, 15519 t fired, .
Time elapsed: 567 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 30/484 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 115/413 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 87484 t fired, 1 attempts, .
118 EF FNDP 65/455 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 34606 t fired, 1 attempts, .
139 EF EXCL 389/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9595 m, 22 m/sec, 15707 t fired, .
Time elapsed: 572 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 35/479 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 120/408 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 91473 t fired, 1 attempts, .
118 EF FNDP 70/450 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 37479 t fired, 1 attempts, .
139 EF EXCL 394/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9697 m, 20 m/sec, 15870 t fired, .
Time elapsed: 577 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 40/474 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 125/403 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 95456 t fired, 1 attempts, .
118 EF FNDP 75/445 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 40441 t fired, 1 attempts, .
139 EF EXCL 399/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9808 m, 22 m/sec, 16062 t fired, .
Time elapsed: 582 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 45/469 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 130/398 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 99426 t fired, 1 attempts, .
118 EF FNDP 80/440 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 44516 t fired, 1 attempts, .
139 EF EXCL 404/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 9924 m, 23 m/sec, 16257 t fired, .
Time elapsed: 587 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 50/464 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 135/393 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 103382 t fired, 1 attempts, .
118 EF FNDP 85/435 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 48233 t fired, 1 attempts, .
139 EF EXCL 409/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10033 m, 21 m/sec, 16448 t fired, .
Time elapsed: 592 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 55/459 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 140/388 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 107355 t fired, 1 attempts, .
118 EF FNDP 90/430 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 52207 t fired, 1 attempts, .
139 EF EXCL 414/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10149 m, 23 m/sec, 16649 t fired, .
Time elapsed: 597 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 60/454 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 145/383 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 111357 t fired, 1 attempts, .
118 EF FNDP 95/425 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 55454 t fired, 1 attempts, .
139 EF EXCL 419/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10246 m, 19 m/sec, 16820 t fired, .
Time elapsed: 602 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 65/449 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 150/378 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 115356 t fired, 1 attempts, .
118 EF FNDP 100/420 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 59136 t fired, 1 attempts, .
139 EF EXCL 424/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10358 m, 22 m/sec, 16998 t fired, .
Time elapsed: 607 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 70/444 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 155/373 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 119340 t fired, 1 attempts, .
118 EF FNDP 105/415 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 62806 t fired, 1 attempts, .
139 EF EXCL 429/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10467 m, 21 m/sec, 17173 t fired, .
Time elapsed: 612 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 75/439 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 160/368 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 123348 t fired, 1 attempts, .
118 EF FNDP 110/410 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 66380 t fired, 1 attempts, .
139 EF EXCL 434/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10593 m, 25 m/sec, 17380 t fired, .
Time elapsed: 617 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 80/434 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 165/363 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 127343 t fired, 1 attempts, .
118 EF FNDP 115/405 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 70651 t fired, 1 attempts, .
139 EF EXCL 439/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10707 m, 22 m/sec, 17575 t fired, .
Time elapsed: 622 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 85/429 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 170/358 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 131352 t fired, 1 attempts, .
118 EF FNDP 120/400 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 74387 t fired, 1 attempts, .
139 EF EXCL 444/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10819 m, 22 m/sec, 17750 t fired, .
Time elapsed: 627 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 90/424 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 175/353 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 135387 t fired, 1 attempts, .
118 EF FNDP 125/395 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 78000 t fired, 1 attempts, .
139 EF EXCL 449/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 10929 m, 22 m/sec, 17919 t fired, .
Time elapsed: 632 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 95/419 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 180/348 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 139389 t fired, 1 attempts, .
118 EF FNDP 130/390 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 81765 t fired, 1 attempts, .
139 EF EXCL 454/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11043 m, 22 m/sec, 18114 t fired, .
Time elapsed: 637 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 100/414 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 185/343 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 143382 t fired, 1 attempts, .
118 EF FNDP 135/385 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 85590 t fired, 1 attempts, .
139 EF EXCL 459/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11156 m, 22 m/sec, 18287 t fired, .
Time elapsed: 642 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 105/409 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 190/338 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 147374 t fired, 1 attempts, .
118 EF FNDP 140/380 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 89292 t fired, 1 attempts, .
139 EF EXCL 464/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11265 m, 21 m/sec, 18460 t fired, .
Time elapsed: 647 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 110/404 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 195/333 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 151396 t fired, 1 attempts, .
118 EF FNDP 145/375 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 93075 t fired, 1 attempts, .
139 EF EXCL 469/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11388 m, 24 m/sec, 18649 t fired, .
Time elapsed: 652 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 115/399 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 200/328 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 155426 t fired, 1 attempts, .
118 EF FNDP 150/370 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 96808 t fired, 1 attempts, .
139 EF EXCL 474/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11505 m, 23 m/sec, 18838 t fired, .
Time elapsed: 657 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 120/394 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 205/323 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 159423 t fired, 1 attempts, .
118 EF FNDP 155/365 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 100516 t fired, 1 attempts, .
139 EF EXCL 479/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11617 m, 22 m/sec, 19014 t fired, .
Time elapsed: 662 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 125/389 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 210/318 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 163479 t fired, 1 attempts, .
118 EF FNDP 160/360 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 103929 t fired, 1 attempts, .
139 EF EXCL 484/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11732 m, 23 m/sec, 19219 t fired, .
Time elapsed: 667 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 130/384 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 215/313 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 167499 t fired, 1 attempts, .
118 EF FNDP 165/355 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 107620 t fired, 1 attempts, .
139 EF EXCL 489/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11840 m, 21 m/sec, 19406 t fired, .
Time elapsed: 672 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 135/379 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 220/308 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 171529 t fired, 1 attempts, .
118 EF FNDP 170/350 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 111692 t fired, 1 attempts, .
139 EF EXCL 494/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 11960 m, 24 m/sec, 19628 t fired, .
Time elapsed: 677 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 140/374 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 225/303 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 175565 t fired, 1 attempts, .
118 EF FNDP 175/345 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 115133 t fired, 1 attempts, .
139 EF EXCL 499/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12077 m, 23 m/sec, 19846 t fired, .
Time elapsed: 682 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 145/369 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 230/298 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 179593 t fired, 1 attempts, .
118 EF FNDP 180/340 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 119104 t fired, 1 attempts, .
139 EF EXCL 504/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12181 m, 20 m/sec, 20040 t fired, .
Time elapsed: 687 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 150/364 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 235/293 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 183612 t fired, 1 attempts, .
118 EF FNDP 185/335 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 123086 t fired, 1 attempts, .
139 EF EXCL 509/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12295 m, 22 m/sec, 20234 t fired, .
Time elapsed: 692 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 155/359 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 240/288 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 187652 t fired, 1 attempts, .
118 EF FNDP 190/330 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 127052 t fired, 1 attempts, .
139 EF EXCL 514/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12424 m, 25 m/sec, 20469 t fired, .
Time elapsed: 697 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 160/354 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 245/283 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 191694 t fired, 1 attempts, .
118 EF FNDP 195/325 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 130610 t fired, 1 attempts, .
139 EF EXCL 519/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12516 m, 18 m/sec, 20626 t fired, .
Time elapsed: 702 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 165/349 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 250/278 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 195715 t fired, 1 attempts, .
118 EF FNDP 200/320 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 134286 t fired, 1 attempts, .
139 EF EXCL 524/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12626 m, 22 m/sec, 20796 t fired, .
Time elapsed: 707 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 170/344 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 255/273 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 199777 t fired, 1 attempts, .
118 EF FNDP 205/315 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 138123 t fired, 1 attempts, .
139 EF EXCL 529/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12737 m, 22 m/sec, 20986 t fired, .
Time elapsed: 712 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 175/339 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
92 EF FNDP 260/268 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 203833 t fired, 1 attempts, .
118 EF FNDP 210/310 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 142227 t fired, 1 attempts, .
139 EF EXCL 534/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12855 m, 23 m/sec, 21170 t fired, .
Time elapsed: 717 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 92 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 4 0 0 1 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 180/334 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
118 EF FNDP 215/305 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 146429 t fired, 1 attempts, .
139 EF EXCL 539/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12960 m, 21 m/sec, 21343 t fired, .
Time elapsed: 722 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 100 (type EQUN) for 15 GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 92 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 207886
lola: tried executions : 2
lola: time used : 265.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-100.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 185/329 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 5/479 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 220/403 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 149898 t fired, 1 attempts, .
139 EF EXCL 544/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 13062 m, 20 m/sec, 21502 t fired, .
Time elapsed: 727 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 190/324 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 10/474 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 225/398 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 154079 t fired, 1 attempts, .
139 EF EXCL 549/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 13182 m, 24 m/sec, 21686 t fired, .
Time elapsed: 732 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 195/319 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 15/469 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 230/393 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 158040 t fired, 1 attempts, .
139 EF EXCL 554/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 13299 m, 23 m/sec, 21858 t fired, .
Time elapsed: 737 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 200/314 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 20/464 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 235/388 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 161528 t fired, 1 attempts, .
139 EF EXCL 559/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 13418 m, 23 m/sec, 22051 t fired, .
Time elapsed: 742 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 205/309 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 25/459 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 240/383 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 164872 t fired, 1 attempts, .
139 EF EXCL 564/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 13541 m, 24 m/sec, 22262 t fired, .
Time elapsed: 747 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 210/304 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 30/454 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 245/378 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 168855 t fired, 1 attempts, .
139 EF EXCL 569/569 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-13 13653 m, 22 m/sec, 22433 t fired, .
Time elapsed: 752 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 139 (type EXCL) for GlobalResAllocation-PT-05-ReachabilityCardinality-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 4 1 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 215/299 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 35/449 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 250/373 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 172464 t fired, 1 attempts, .
Time elapsed: 757 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 135 (type EXCL) for 3 GlobalResAllocation-PT-05-ReachabilityCardinality-01
lola: time limit : 568 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 220/294 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 40/444 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 255/368 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 176256 t fired, 1 attempts, .
135 EF EXCL 5/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 35 m, 7 m/sec, 48 t fired, .
Time elapsed: 762 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 225/289 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 45/439 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 260/363 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 180323 t fired, 1 attempts, .
135 EF EXCL 10/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 104 m, 13 m/sec, 157 t fired, .
Time elapsed: 767 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 230/284 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 50/434 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 265/358 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 183323 t fired, 1 attempts, .
135 EF EXCL 15/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 183 m, 15 m/sec, 280 t fired, .
Time elapsed: 772 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 235/279 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 55/429 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 270/353 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 186805 t fired, 1 attempts, .
135 EF EXCL 20/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 269 m, 17 m/sec, 420 t fired, .
Time elapsed: 777 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 240/274 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 60/424 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 275/348 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 190687 t fired, 1 attempts, .
135 EF EXCL 25/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 346 m, 15 m/sec, 542 t fired, .
Time elapsed: 782 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 245/269 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 65/419 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 280/343 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 194756 t fired, 1 attempts, .
135 EF EXCL 30/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 426 m, 16 m/sec, 667 t fired, .
Time elapsed: 787 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 250/264 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 70/414 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 285/338 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 198803 t fired, 1 attempts, .
135 EF EXCL 35/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 521 m, 19 m/sec, 812 t fired, .
Time elapsed: 792 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
83 EF STEQ 255/259 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 sara is running.
100 EF STEQ 75/409 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 290/333 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 202756 t fired, 1 attempts, .
135 EF EXCL 40/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 605 m, 16 m/sec, 947 t fired, .
Time elapsed: 797 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 83 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 0 0 2 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 4 0 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
100 EF STEQ 80/404 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 295/328 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 206737 t fired, 1 attempts, .
135 EF EXCL 45/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 685 m, 16 m/sec, 1069 t fired, .
Time elapsed: 802 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 127 (type FNDP) for 39 GlobalResAllocation-PT-05-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 83 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
100 EF STEQ 85/495 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 300/323 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 210872 t fired, 1 attempts, .
127 EF FNDP 5/466 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 4097 t fired, 1 attempts, .
135 EF EXCL 50/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 764 m, 15 m/sec, 1211 t fired, .
Time elapsed: 807 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
100 EF STEQ 90/490 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 305/318 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 214499 t fired, 1 attempts, .
127 EF FNDP 10/461 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 8306 t fired, 1 attempts, .
135 EF EXCL 55/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 845 m, 16 m/sec, 1336 t fired, .
Time elapsed: 812 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 2 0 1 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
100 EF STEQ 95/485 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
118 EF FNDP 310/313 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 218309 t fired, 1 attempts, .
127 EF FNDP 15/456 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 12619 t fired, 1 attempts, .
135 EF EXCL 60/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 909 m, 12 m/sec, 1443 t fired, .
Time elapsed: 817 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 118 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-01 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 1 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
100 EF STEQ 100/480 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 20/451 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 16867 t fired, 1 attempts, .
135 EF EXCL 65/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1000 m, 18 m/sec, 1591 t fired, .
Time elapsed: 822 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 85 (type SRCH) for 9 GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 118 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-01
lola: result : unknown
lola: fired transitions : 221878
lola: tried executions : 2
lola: time used : 315.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 5/555 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 5946 m, 1189 m/sec, 7895 t fired, .
100 EF STEQ 105/475 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 25/539 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 21180 t fired, 1 attempts, .
135 EF EXCL 70/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1093 m, 18 m/sec, 1737 t fired, .
Time elapsed: 827 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 10/550 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 12074 m, 1225 m/sec, 16085 t fired, .
100 EF STEQ 110/470 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 30/534 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 25574 t fired, 1 attempts, .
135 EF EXCL 75/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1177 m, 16 m/sec, 1860 t fired, .
Time elapsed: 832 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 15/545 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 18191 m, 1223 m/sec, 24248 t fired, .
100 EF STEQ 115/465 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 35/529 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 29847 t fired, 1 attempts, .
135 EF EXCL 80/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1250 m, 14 m/sec, 1969 t fired, .
Time elapsed: 837 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 20/540 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 24376 m, 1237 m/sec, 32441 t fired, .
100 EF STEQ 120/460 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 40/524 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 34098 t fired, 1 attempts, .
135 EF EXCL 85/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1336 m, 17 m/sec, 2095 t fired, .
Time elapsed: 842 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 25/535 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 30557 m, 1236 m/sec, 40670 t fired, .
100 EF STEQ 125/455 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 45/519 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 38469 t fired, 1 attempts, .
135 EF EXCL 90/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1423 m, 17 m/sec, 2227 t fired, .
Time elapsed: 847 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 30/530 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 36701 m, 1228 m/sec, 48922 t fired, .
100 EF STEQ 130/450 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 50/514 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 42771 t fired, 1 attempts, .
135 EF EXCL 95/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1508 m, 17 m/sec, 2352 t fired, .
Time elapsed: 852 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 35/525 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 42873 m, 1234 m/sec, 57203 t fired, .
100 EF STEQ 135/445 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 55/509 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 47123 t fired, 1 attempts, .
135 EF EXCL 100/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1601 m, 18 m/sec, 2497 t fired, .
Time elapsed: 857 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 40/520 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 49112 m, 1247 m/sec, 65533 t fired, .
100 EF STEQ 140/440 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 60/504 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 51428 t fired, 1 attempts, .
135 EF EXCL 105/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1681 m, 16 m/sec, 2622 t fired, .
Time elapsed: 862 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 45/515 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 55247 m, 1227 m/sec, 73903 t fired, .
100 EF STEQ 145/435 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 65/499 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 55613 t fired, 1 attempts, .
135 EF EXCL 110/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1779 m, 19 m/sec, 2781 t fired, .
Time elapsed: 867 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 50/510 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 61364 m, 1223 m/sec, 82262 t fired, .
100 EF STEQ 150/430 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 70/494 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 59842 t fired, 1 attempts, .
135 EF EXCL 115/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1867 m, 17 m/sec, 2920 t fired, .
Time elapsed: 872 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 55/505 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 67508 m, 1228 m/sec, 90857 t fired, .
100 EF STEQ 155/425 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 75/489 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 64083 t fired, 1 attempts, .
135 EF EXCL 120/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 1961 m, 18 m/sec, 3072 t fired, .
Time elapsed: 877 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 60/500 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 73728 m, 1244 m/sec, 99150 t fired, .
100 EF STEQ 160/420 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 80/484 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 68411 t fired, 1 attempts, .
135 EF EXCL 125/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2040 m, 15 m/sec, 3202 t fired, .
Time elapsed: 882 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 65/495 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 79927 m, 1239 m/sec, 107517 t fired, .
100 EF STEQ 165/415 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 85/479 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 72559 t fired, 1 attempts, .
135 EF EXCL 130/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2116 m, 15 m/sec, 3341 t fired, .
Time elapsed: 887 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 70/490 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 86179 m, 1250 m/sec, 116022 t fired, .
100 EF STEQ 170/410 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 90/474 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 76865 t fired, 1 attempts, .
135 EF EXCL 135/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2192 m, 15 m/sec, 3461 t fired, .
Time elapsed: 892 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 75/485 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 92420 m, 1248 m/sec, 124428 t fired, .
100 EF STEQ 175/405 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 95/469 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 81274 t fired, 1 attempts, .
135 EF EXCL 140/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2259 m, 13 m/sec, 3567 t fired, .
Time elapsed: 897 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 80/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 98553 m, 1226 m/sec, 132744 t fired, .
100 EF STEQ 180/400 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 100/464 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 85507 t fired, 1 attempts, .
135 EF EXCL 145/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2325 m, 13 m/sec, 3666 t fired, .
Time elapsed: 902 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 85/475 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 104795 m, 1248 m/sec, 141228 t fired, .
100 EF STEQ 185/395 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 105/459 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 89778 t fired, 1 attempts, .
135 EF EXCL 150/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2410 m, 17 m/sec, 3793 t fired, .
Time elapsed: 907 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 90/470 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 111031 m, 1247 m/sec, 149593 t fired, .
100 EF STEQ 190/390 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 110/454 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 94155 t fired, 1 attempts, .
135 EF EXCL 155/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2491 m, 16 m/sec, 3915 t fired, .
Time elapsed: 912 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 95/465 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 117265 m, 1246 m/sec, 157952 t fired, .
100 EF STEQ 195/385 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 115/449 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 98444 t fired, 1 attempts, .
135 EF EXCL 160/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2578 m, 17 m/sec, 4049 t fired, .
Time elapsed: 917 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 100/460 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 123493 m, 1245 m/sec, 166342 t fired, .
100 EF STEQ 200/380 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 120/444 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 102636 t fired, 1 attempts, .
135 EF EXCL 165/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2670 m, 18 m/sec, 4185 t fired, .
Time elapsed: 922 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 105/455 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 129682 m, 1237 m/sec, 174795 t fired, .
100 EF STEQ 205/375 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 125/439 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 106901 t fired, 1 attempts, .
135 EF EXCL 170/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2756 m, 17 m/sec, 4317 t fired, .
Time elapsed: 927 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 110/450 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 135867 m, 1237 m/sec, 183262 t fired, .
100 EF STEQ 210/370 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 130/434 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 111273 t fired, 1 attempts, .
135 EF EXCL 175/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2842 m, 17 m/sec, 4444 t fired, .
Time elapsed: 932 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 115/445 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 142081 m, 1242 m/sec, 191836 t fired, .
100 EF STEQ 215/365 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 135/429 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 115589 t fired, 1 attempts, .
135 EF EXCL 180/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2928 m, 17 m/sec, 4578 t fired, .
Time elapsed: 937 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 120/440 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 148368 m, 1257 m/sec, 200491 t fired, .
100 EF STEQ 220/360 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 140/424 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 119721 t fired, 1 attempts, .
135 EF EXCL 185/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 2996 m, 13 m/sec, 4688 t fired, .
Time elapsed: 942 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 125/435 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 154561 m, 1238 m/sec, 208888 t fired, .
100 EF STEQ 225/355 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 145/419 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 123992 t fired, 1 attempts, .
135 EF EXCL 190/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3082 m, 17 m/sec, 4824 t fired, .
Time elapsed: 947 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 130/430 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 160800 m, 1247 m/sec, 217540 t fired, .
100 EF STEQ 230/350 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 150/414 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 128212 t fired, 1 attempts, .
135 EF EXCL 195/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3172 m, 18 m/sec, 4966 t fired, .
Time elapsed: 952 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 135/425 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 166981 m, 1236 m/sec, 225926 t fired, .
100 EF STEQ 235/345 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 155/409 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 132509 t fired, 1 attempts, .
135 EF EXCL 200/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3247 m, 15 m/sec, 5082 t fired, .
Time elapsed: 957 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 140/420 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 173247 m, 1253 m/sec, 234540 t fired, .
100 EF STEQ 240/340 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 160/404 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 136783 t fired, 1 attempts, .
135 EF EXCL 205/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3329 m, 16 m/sec, 5210 t fired, .
Time elapsed: 962 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 145/415 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 179408 m, 1232 m/sec, 243013 t fired, .
100 EF STEQ 245/335 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 165/399 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 141207 t fired, 1 attempts, .
135 EF EXCL 210/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3407 m, 15 m/sec, 5332 t fired, .
Time elapsed: 967 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 150/410 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 185724 m, 1263 m/sec, 251686 t fired, .
100 EF STEQ 250/330 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 170/394 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 145384 t fired, 1 attempts, .
135 EF EXCL 215/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3485 m, 15 m/sec, 5453 t fired, .
Time elapsed: 972 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 155/405 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 192001 m, 1255 m/sec, 260309 t fired, .
100 EF STEQ 255/325 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 175/389 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 149635 t fired, 1 attempts, .
135 EF EXCL 220/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3577 m, 18 m/sec, 5598 t fired, .
Time elapsed: 977 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 160/400 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 198286 m, 1257 m/sec, 268770 t fired, .
100 EF STEQ 260/320 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 180/384 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 153898 t fired, 1 attempts, .
135 EF EXCL 225/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3668 m, 18 m/sec, 5745 t fired, .
Time elapsed: 982 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 165/395 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 204578 m, 1258 m/sec, 277226 t fired, .
100 EF STEQ 265/315 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 185/379 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 158087 t fired, 1 attempts, .
135 EF EXCL 230/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3746 m, 15 m/sec, 5863 t fired, .
Time elapsed: 987 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 170/390 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 210886 m, 1261 m/sec, 285803 t fired, .
100 EF STEQ 270/310 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 190/374 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 162345 t fired, 1 attempts, .
135 EF EXCL 235/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3819 m, 14 m/sec, 5976 t fired, .
Time elapsed: 992 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 175/385 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 217109 m, 1244 m/sec, 294295 t fired, .
100 EF STEQ 275/305 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 195/369 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 166641 t fired, 1 attempts, .
135 EF EXCL 240/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3906 m, 17 m/sec, 6118 t fired, .
Time elapsed: 997 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 180/380 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 223324 m, 1243 m/sec, 302742 t fired, .
100 EF STEQ 280/300 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 200/364 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 171090 t fired, 1 attempts, .
135 EF EXCL 245/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 3990 m, 16 m/sec, 6247 t fired, .
Time elapsed: 1002 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 185/375 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 229531 m, 1241 m/sec, 311178 t fired, .
100 EF STEQ 285/295 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 205/359 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 175432 t fired, 1 attempts, .
135 EF EXCL 250/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4069 m, 15 m/sec, 6372 t fired, .
Time elapsed: 1007 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 190/370 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 235801 m, 1254 m/sec, 319812 t fired, .
100 EF STEQ 290/290 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 sara is running.
127 EF FNDP 210/354 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 179656 t fired, 1 attempts, .
135 EF EXCL 255/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4151 m, 16 m/sec, 6499 t fired, .
Time elapsed: 1012 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 100 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 2 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 195/365 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 242069 m, 1253 m/sec, 328616 t fired, .
127 EF FNDP 215/349 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 184009 t fired, 1 attempts, .
135 EF EXCL 260/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4241 m, 18 m/sec, 6639 t fired, .
Time elapsed: 1017 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 141 (type SRCH) for 0 GlobalResAllocation-PT-05-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 100 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 200/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 248270 m, 1240 m/sec, 337045 t fired, .
127 EF FNDP 220/484 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 188337 t fired, 1 attempts, .
135 EF EXCL 265/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4322 m, 16 m/sec, 6771 t fired, .
141 EF SRCH 5/516 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 6269 m, 1253 m/sec, 8320 t fired, .
Time elapsed: 1022 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 205/355 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 254418 m, 1229 m/sec, 345281 t fired, .
127 EF FNDP 225/479 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 192559 t fired, 1 attempts, .
135 EF EXCL 270/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4407 m, 17 m/sec, 6901 t fired, .
141 EF SRCH 10/511 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 12567 m, 1259 m/sec, 16752 t fired, .
Time elapsed: 1027 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 210/350 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 260619 m, 1240 m/sec, 353729 t fired, .
127 EF FNDP 230/474 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 196856 t fired, 1 attempts, .
135 EF EXCL 275/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4492 m, 17 m/sec, 7029 t fired, .
141 EF SRCH 15/506 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 18902 m, 1267 m/sec, 25192 t fired, .
Time elapsed: 1032 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 215/345 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 266856 m, 1247 m/sec, 362244 t fired, .
127 EF FNDP 235/469 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 201010 t fired, 1 attempts, .
135 EF EXCL 280/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4568 m, 15 m/sec, 7141 t fired, .
141 EF SRCH 20/501 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 25270 m, 1273 m/sec, 33626 t fired, .
Time elapsed: 1037 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 220/340 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 273144 m, 1257 m/sec, 370799 t fired, .
127 EF FNDP 240/464 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 205202 t fired, 1 attempts, .
135 EF EXCL 285/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4636 m, 13 m/sec, 7243 t fired, .
141 EF SRCH 25/496 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 31605 m, 1267 m/sec, 42091 t fired, .
Time elapsed: 1042 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 225/335 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 279328 m, 1236 m/sec, 379403 t fired, .
127 EF FNDP 245/459 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 209393 t fired, 1 attempts, .
135 EF EXCL 290/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4725 m, 17 m/sec, 7382 t fired, .
141 EF SRCH 30/491 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 37966 m, 1272 m/sec, 50626 t fired, .
Time elapsed: 1047 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 230/330 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 285606 m, 1255 m/sec, 388099 t fired, .
127 EF FNDP 250/454 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 213741 t fired, 1 attempts, .
135 EF EXCL 295/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4802 m, 15 m/sec, 7507 t fired, .
141 EF SRCH 35/486 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 44354 m, 1277 m/sec, 59167 t fired, .
Time elapsed: 1052 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 235/325 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 291832 m, 1245 m/sec, 396719 t fired, .
127 EF FNDP 255/449 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 217963 t fired, 1 attempts, .
135 EF EXCL 300/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4882 m, 16 m/sec, 7627 t fired, .
141 EF SRCH 40/481 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 50724 m, 1274 m/sec, 67730 t fired, .
Time elapsed: 1057 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 240/320 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 297988 m, 1231 m/sec, 405187 t fired, .
127 EF FNDP 260/444 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 222180 t fired, 1 attempts, .
135 EF EXCL 305/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 4974 m, 18 m/sec, 7782 t fired, .
141 EF SRCH 45/476 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 57081 m, 1271 m/sec, 76355 t fired, .
Time elapsed: 1062 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 245/315 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 304170 m, 1236 m/sec, 413763 t fired, .
127 EF FNDP 265/439 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 226480 t fired, 1 attempts, .
135 EF EXCL 310/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5066 m, 18 m/sec, 7934 t fired, .
141 EF SRCH 50/471 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 63385 m, 1260 m/sec, 85079 t fired, .
Time elapsed: 1067 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 250/310 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 310370 m, 1240 m/sec, 422423 t fired, .
127 EF FNDP 270/434 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 230801 t fired, 1 attempts, .
135 EF EXCL 315/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5156 m, 18 m/sec, 8073 t fired, .
141 EF SRCH 55/466 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 69772 m, 1277 m/sec, 93809 t fired, .
Time elapsed: 1072 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 255/305 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 316614 m, 1248 m/sec, 431121 t fired, .
127 EF FNDP 275/429 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 235201 t fired, 1 attempts, .
135 EF EXCL 320/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5233 m, 15 m/sec, 8189 t fired, .
141 EF SRCH 60/461 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 76150 m, 1275 m/sec, 102410 t fired, .
Time elapsed: 1077 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 260/300 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 322815 m, 1240 m/sec, 439589 t fired, .
127 EF FNDP 280/424 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 239659 t fired, 1 attempts, .
135 EF EXCL 325/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5318 m, 17 m/sec, 8320 t fired, .
141 EF SRCH 65/456 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 82489 m, 1267 m/sec, 111010 t fired, .
Time elapsed: 1082 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 265/295 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 329107 m, 1258 m/sec, 448324 t fired, .
127 EF FNDP 285/419 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 243954 t fired, 1 attempts, .
135 EF EXCL 330/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5395 m, 15 m/sec, 8438 t fired, .
141 EF SRCH 70/451 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 88936 m, 1289 m/sec, 119793 t fired, .
Time elapsed: 1087 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 270/290 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 335431 m, 1264 m/sec, 457110 t fired, .
127 EF FNDP 290/414 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 248211 t fired, 1 attempts, .
135 EF EXCL 335/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5482 m, 17 m/sec, 8574 t fired, .
141 EF SRCH 75/446 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 95220 m, 1256 m/sec, 128223 t fired, .
Time elapsed: 1092 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 275/285 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 341653 m, 1244 m/sec, 465722 t fired, .
127 EF FNDP 295/409 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 252493 t fired, 1 attempts, .
135 EF EXCL 340/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5559 m, 15 m/sec, 8692 t fired, .
141 EF SRCH 80/441 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 101690 m, 1294 m/sec, 137019 t fired, .
Time elapsed: 1097 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF SRCH 280/280 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 347896 m, 1248 m/sec, 474372 t fired, .
127 EF FNDP 300/404 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 256702 t fired, 1 attempts, .
135 EF EXCL 345/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5647 m, 17 m/sec, 8828 t fired, .
141 EF SRCH 85/436 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 108062 m, 1274 m/sec, 145565 t fired, .
Time elapsed: 1102 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 85 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 3 0 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
127 EF FNDP 305/399 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 260993 t fired, 1 attempts, .
135 EF EXCL 350/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5738 m, 18 m/sec, 8983 t fired, .
141 EF SRCH 90/431 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 114406 m, 1268 m/sec, 154170 t fired, .
Time elapsed: 1107 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 111 (type SRCH) for 15 GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 5/498 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 3823 m, 764 m/sec, 8589 t fired, .
127 EF FNDP 310/394 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 265247 t fired, 1 attempts, .
135 EF EXCL 355/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5825 m, 17 m/sec, 9113 t fired, .
141 EF SRCH 95/555 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 120793 m, 1277 m/sec, 162697 t fired, .
Time elapsed: 1112 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 10/493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 7916 m, 818 m/sec, 18724 t fired, .
127 EF FNDP 315/389 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 269415 t fired, 1 attempts, .
135 EF EXCL 360/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5912 m, 17 m/sec, 9247 t fired, .
141 EF SRCH 100/550 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 127168 m, 1275 m/sec, 171404 t fired, .
Time elapsed: 1117 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 15/488 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 12079 m, 832 m/sec, 29532 t fired, .
127 EF FNDP 320/384 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 273814 t fired, 1 attempts, .
135 EF EXCL 365/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 5995 m, 16 m/sec, 9374 t fired, .
141 EF SRCH 105/545 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 133469 m, 1260 m/sec, 180023 t fired, .
Time elapsed: 1122 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 20/483 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 16294 m, 843 m/sec, 40802 t fired, .
127 EF FNDP 325/379 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 278046 t fired, 1 attempts, .
135 EF EXCL 370/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6073 m, 15 m/sec, 9494 t fired, .
141 EF SRCH 110/540 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 139829 m, 1272 m/sec, 188681 t fired, .
Time elapsed: 1127 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 25/478 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 20507 m, 842 m/sec, 51806 t fired, .
127 EF FNDP 330/374 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 282272 t fired, 1 attempts, .
135 EF EXCL 375/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6143 m, 14 m/sec, 9597 t fired, .
141 EF SRCH 115/535 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 146244 m, 1283 m/sec, 197618 t fired, .
Time elapsed: 1132 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 30/473 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 24801 m, 858 m/sec, 63671 t fired, .
127 EF FNDP 335/369 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 286546 t fired, 1 attempts, .
135 EF EXCL 380/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6225 m, 16 m/sec, 9722 t fired, .
141 EF SRCH 120/530 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 152632 m, 1277 m/sec, 206274 t fired, .
Time elapsed: 1137 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 35/468 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 29117 m, 863 m/sec, 75782 t fired, .
127 EF FNDP 340/364 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 290727 t fired, 1 attempts, .
135 EF EXCL 385/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6308 m, 16 m/sec, 9854 t fired, .
141 EF SRCH 125/525 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 158993 m, 1272 m/sec, 215020 t fired, .
Time elapsed: 1142 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 40/463 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 33416 m, 859 m/sec, 87675 t fired, .
127 EF FNDP 345/359 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 295005 t fired, 1 attempts, .
135 EF EXCL 390/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6384 m, 15 m/sec, 9977 t fired, .
141 EF SRCH 130/520 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 165318 m, 1265 m/sec, 223616 t fired, .
Time elapsed: 1147 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 1 0 1 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 45/458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 37773 m, 871 m/sec, 100299 t fired, .
127 EF FNDP 350/354 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 299338 t fired, 1 attempts, .
135 EF EXCL 395/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6478 m, 18 m/sec, 10135 t fired, .
141 EF SRCH 135/515 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 171688 m, 1274 m/sec, 232442 t fired, .
Time elapsed: 1152 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 127 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 3 0 0 1 2 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 50/453 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 42185 m, 882 m/sec, 113447 t fired, .
135 EF EXCL 400/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6557 m, 15 m/sec, 10249 t fired, .
141 EF SRCH 140/510 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 178093 m, 1281 m/sec, 241226 t fired, .
Time elapsed: 1157 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 131 (type EQUN) for 39 GlobalResAllocation-PT-05-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 127 (type FNDP) for GlobalResAllocation-PT-05-ReachabilityCardinality-13
lola: result : unknown
lola: fired transitions : 303493
lola: tried executions : 2
lola: time used : 355.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-131.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 2 1 0 2 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 55/573 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 46451 m, 853 m/sec, 126087 t fired, .
131 EF STEQ 5/610 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 sara is running.
135 EF EXCL 405/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6632 m, 15 m/sec, 10364 t fired, .
141 EF SRCH 145/505 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 184014 m, 1184 m/sec, 249289 t fired, .
Time elapsed: 1162 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 2 1 0 2 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 60/568 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 50868 m, 883 m/sec, 139220 t fired, .
131 EF STEQ 10/605 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 sara is running.
135 EF EXCL 410/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6706 m, 14 m/sec, 10474 t fired, .
141 EF SRCH 150/500 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 190363 m, 1269 m/sec, 258033 t fired, .
Time elapsed: 1167 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 3 1 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 2 0 0 3 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG 0 2 1 0 2 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 65/563 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 55321 m, 890 m/sec, 152102 t fired, .
131 EF STEQ 15/600 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-13 sara is running.
135 EF EXCL 415/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6775 m, 13 m/sec, 10574 t fired, .
141 EF SRCH 155/495 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 195545 m, 1036 m/sec, 265075 t fired, .
Time elapsed: 1172 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 131 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-13
lola: result : false
lola: LAUNCH task # 80 (type SRCH) for 18 GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 88 (type SRCH) for 9 GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 88 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: result : unknown
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 128 (type EQUN) for 3 GlobalResAllocation-PT-05-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-128.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 2 2 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 70/762 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 59835 m, 902 m/sec, 166306 t fired, .
128 EF STEQ 1/1212 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 sara is running.
135 EF EXCL 420/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6829 m, 10 m/sec, 10657 t fired, .
141 EF SRCH 160/1132 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 199134 m, 717 m/sec, 269916 t fired, .
Time elapsed: 1177 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 2 2 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 75/761 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 64296 m, 892 m/sec, 179927 t fired, .
128 EF STEQ 6/1211 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 sara is running.
135 EF EXCL 425/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6908 m, 15 m/sec, 10779 t fired, .
141 EF SRCH 165/1131 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 205362 m, 1245 m/sec, 278289 t fired, .
Time elapsed: 1182 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 2 2 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 80/756 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 68751 m, 891 m/sec, 193247 t fired, .
128 EF STEQ 11/1206 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 sara is running.
135 EF EXCL 430/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 6991 m, 16 m/sec, 10916 t fired, .
141 EF SRCH 170/1126 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 211586 m, 1244 m/sec, 286758 t fired, .
Time elapsed: 1187 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF 0 2 2 0 2 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 2 1 0 3 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
111 EF SRCH 85/751 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 73230 m, 895 m/sec, 206723 t fired, .
128 EF STEQ 16/1201 0/5 GlobalResAllocation-PT-05-ReachabilityCardinality-01 sara is running.
135 EF EXCL 435/568 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-01 7078 m, 17 m/sec, 11050 t fired, .
141 EF SRCH 175/1121 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 217769 m, 1236 m/sec, 295157 t fired, .
Time elapsed: 1192 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 128 (type EQUN) for GlobalResAllocation-PT-05-ReachabilityCardinality-01
lola: result : false
lola: CANCELED task # 135 (type EXCL) for GlobalResAllocation-PT-05-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 112 (type EXCL) for 15 GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: time limit : 602 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 144 (type SRCH) for 0 GlobalResAllocation-PT-05-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 144 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 120 (type SRCH) for 15 GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 120 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 75 (type EXCL) for 18 GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: time limit : 2408 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 5/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 5958 m, -37820 m/sec, 7912 t fired, .
111 EF SRCH 90/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 77734 m, 900 m/sec, 220936 t fired, .
112 EF EXCL 5/602 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 430 m, 86 m/sec, 898 t fired, .
141 EF SRCH 180/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 223967 m, 1239 m/sec, 303666 t fired, .
Time elapsed: 1197 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 10/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 12290 m, 1266 m/sec, 16371 t fired, .
111 EF SRCH 95/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 82215 m, 896 m/sec, 234495 t fired, .
112 EF EXCL 10/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 940 m, 102 m/sec, 2067 t fired, .
141 EF SRCH 185/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 230098 m, 1226 m/sec, 311951 t fired, .
Time elapsed: 1202 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 15/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 18605 m, 1263 m/sec, 24801 t fired, .
111 EF SRCH 100/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 86710 m, 899 m/sec, 248214 t fired, .
112 EF EXCL 15/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 1560 m, 124 m/sec, 3378 t fired, .
141 EF SRCH 190/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 236349 m, 1250 m/sec, 320572 t fired, .
Time elapsed: 1207 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 20/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 24975 m, 1274 m/sec, 33218 t fired, .
111 EF SRCH 105/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 91224 m, 902 m/sec, 262729 t fired, .
112 EF EXCL 20/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 2066 m, 101 m/sec, 4412 t fired, .
141 EF SRCH 195/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 242557 m, 1241 m/sec, 329302 t fired, .
Time elapsed: 1212 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 25/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 31323 m, 1269 m/sec, 41712 t fired, .
111 EF SRCH 110/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 95729 m, 901 m/sec, 277138 t fired, .
112 EF EXCL 25/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 2634 m, 113 m/sec, 5491 t fired, .
141 EF SRCH 200/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 248716 m, 1231 m/sec, 337627 t fired, .
Time elapsed: 1217 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 30/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 37674 m, 1270 m/sec, 50240 t fired, .
111 EF SRCH 115/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 100317 m, 917 m/sec, 291836 t fired, .
112 EF EXCL 30/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 3239 m, 121 m/sec, 6598 t fired, .
141 EF SRCH 205/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 254842 m, 1225 m/sec, 345860 t fired, .
Time elapsed: 1222 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 35/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 44098 m, 1284 m/sec, 58835 t fired, .
111 EF SRCH 120/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 104837 m, 904 m/sec, 305874 t fired, .
112 EF EXCL 35/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 3809 m, 114 m/sec, 7919 t fired, .
141 EF SRCH 210/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 261031 m, 1237 m/sec, 354294 t fired, .
Time elapsed: 1227 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 40/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 50478 m, 1276 m/sec, 67391 t fired, .
111 EF SRCH 125/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 109387 m, 910 m/sec, 320294 t fired, .
112 EF EXCL 40/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 4517 m, 141 m/sec, 9348 t fired, .
141 EF SRCH 215/2583 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 267234 m, 1240 m/sec, 362783 t fired, .
Time elapsed: 1232 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 45/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 56805 m, 1265 m/sec, 75977 t fired, .
111 EF SRCH 130/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 113912 m, 905 m/sec, 335060 t fired, .
112 EF EXCL 45/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 5147 m, 126 m/sec, 10581 t fired, .
141 EF SRCH 220/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 273447 m, 1242 m/sec, 371201 t fired, .
Time elapsed: 1237 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 50/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 63139 m, 1266 m/sec, 84726 t fired, .
111 EF SRCH 135/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 118486 m, 914 m/sec, 350044 t fired, .
112 EF EXCL 50/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 6012 m, 173 m/sec, 12131 t fired, .
141 EF SRCH 225/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 279621 m, 1234 m/sec, 379807 t fired, .
Time elapsed: 1242 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 55/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 69521 m, 1276 m/sec, 93468 t fired, .
111 EF SRCH 140/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 123036 m, 910 m/sec, 364770 t fired, .
112 EF EXCL 55/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 6644 m, 126 m/sec, 13454 t fired, .
141 EF SRCH 230/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 285845 m, 1244 m/sec, 388419 t fired, .
Time elapsed: 1247 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 60/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 75897 m, 1275 m/sec, 102079 t fired, .
111 EF SRCH 145/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 127625 m, 917 m/sec, 380115 t fired, .
112 EF EXCL 60/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 7455 m, 162 m/sec, 15163 t fired, .
141 EF SRCH 235/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 292039 m, 1238 m/sec, 397023 t fired, .
Time elapsed: 1252 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 65/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 82235 m, 1267 m/sec, 110687 t fired, .
111 EF SRCH 150/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 132217 m, 918 m/sec, 395303 t fired, .
112 EF EXCL 65/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 8029 m, 114 m/sec, 16336 t fired, .
141 EF SRCH 240/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 298140 m, 1220 m/sec, 405395 t fired, .
Time elapsed: 1257 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 70/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 88703 m, 1293 m/sec, 119449 t fired, .
111 EF SRCH 155/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 136812 m, 919 m/sec, 410166 t fired, .
112 EF EXCL 70/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 8655 m, 125 m/sec, 17564 t fired, .
141 EF SRCH 245/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 304281 m, 1228 m/sec, 413903 t fired, .
Time elapsed: 1262 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 75/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 94992 m, 1257 m/sec, 127918 t fired, .
111 EF SRCH 160/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 141393 m, 916 m/sec, 425452 t fired, .
112 EF EXCL 75/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 9267 m, 122 m/sec, 18852 t fired, .
141 EF SRCH 250/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 310447 m, 1233 m/sec, 422520 t fired, .
Time elapsed: 1267 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 80/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 101458 m, 1293 m/sec, 136710 t fired, .
111 EF SRCH 165/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 145980 m, 917 m/sec, 441087 t fired, .
112 EF EXCL 80/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 9949 m, 136 m/sec, 20394 t fired, .
141 EF SRCH 255/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 316627 m, 1236 m/sec, 431138 t fired, .
Time elapsed: 1272 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 85/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 107815 m, 1271 m/sec, 145247 t fired, .
111 EF SRCH 170/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 150591 m, 922 m/sec, 456468 t fired, .
112 EF EXCL 85/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 10575 m, 125 m/sec, 21725 t fired, .
141 EF SRCH 260/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 322777 m, 1230 m/sec, 439533 t fired, .
Time elapsed: 1277 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 90/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 114147 m, 1266 m/sec, 153829 t fired, .
111 EF SRCH 175/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 155157 m, 913 m/sec, 471650 t fired, .
112 EF EXCL 90/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 11305 m, 146 m/sec, 23384 t fired, .
141 EF SRCH 265/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 328993 m, 1243 m/sec, 448174 t fired, .
Time elapsed: 1282 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 95/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 120570 m, 1284 m/sec, 162399 t fired, .
111 EF SRCH 180/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 159741 m, 916 m/sec, 487353 t fired, .
112 EF EXCL 95/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 11991 m, 137 m/sec, 25028 t fired, .
141 EF SRCH 270/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 335266 m, 1254 m/sec, 456892 t fired, .
Time elapsed: 1287 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 100/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 126925 m, 1271 m/sec, 171072 t fired, .
111 EF SRCH 185/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 164381 m, 928 m/sec, 503064 t fired, .
112 EF EXCL 100/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 12834 m, 168 m/sec, 26848 t fired, .
141 EF SRCH 275/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 341480 m, 1242 m/sec, 465494 t fired, .
Time elapsed: 1292 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 105/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 133233 m, 1261 m/sec, 179702 t fired, .
111 EF SRCH 190/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 168998 m, 923 m/sec, 518794 t fired, .
112 EF EXCL 105/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 13634 m, 160 m/sec, 28643 t fired, .
141 EF SRCH 280/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 347684 m, 1240 m/sec, 474087 t fired, .
Time elapsed: 1297 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 110/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 139617 m, 1276 m/sec, 188389 t fired, .
111 EF SRCH 195/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 173627 m, 925 m/sec, 534652 t fired, .
112 EF EXCL 110/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 14331 m, 139 m/sec, 30115 t fired, .
141 EF SRCH 285/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 353859 m, 1235 m/sec, 482579 t fired, .
Time elapsed: 1302 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 115/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 146021 m, 1280 m/sec, 197317 t fired, .
111 EF SRCH 200/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 178220 m, 918 m/sec, 550003 t fired, .
112 EF EXCL 115/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 14972 m, 128 m/sec, 31693 t fired, .
141 EF SRCH 290/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 360053 m, 1238 m/sec, 491435 t fired, .
Time elapsed: 1307 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 120/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 152413 m, 1278 m/sec, 205979 t fired, .
111 EF SRCH 205/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 182850 m, 926 m/sec, 566047 t fired, .
112 EF EXCL 120/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 15605 m, 126 m/sec, 33215 t fired, .
141 EF SRCH 295/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 366269 m, 1243 m/sec, 500211 t fired, .
Time elapsed: 1312 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 125/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 158814 m, 1280 m/sec, 214778 t fired, .
111 EF SRCH 210/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 187467 m, 923 m/sec, 581817 t fired, .
112 EF EXCL 125/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 16452 m, 169 m/sec, 35052 t fired, .
141 EF SRCH 300/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 372490 m, 1244 m/sec, 508930 t fired, .
Time elapsed: 1317 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 130/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 165191 m, 1275 m/sec, 223439 t fired, .
111 EF SRCH 215/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 192054 m, 917 m/sec, 596808 t fired, .
112 EF EXCL 130/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 17069 m, 123 m/sec, 36537 t fired, .
141 EF SRCH 305/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 378742 m, 1250 m/sec, 517481 t fired, .
Time elapsed: 1322 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 135/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 171549 m, 1271 m/sec, 232255 t fired, .
111 EF SRCH 220/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 196692 m, 927 m/sec, 612611 t fired, .
112 EF EXCL 135/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 17843 m, 154 m/sec, 38457 t fired, .
141 EF SRCH 310/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 384937 m, 1239 m/sec, 526217 t fired, .
Time elapsed: 1327 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 140/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 177963 m, 1282 m/sec, 241038 t fired, .
111 EF SRCH 225/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 201323 m, 926 m/sec, 628632 t fired, .
112 EF EXCL 140/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 18631 m, 157 m/sec, 40166 t fired, .
141 EF SRCH 315/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 391181 m, 1248 m/sec, 534869 t fired, .
Time elapsed: 1332 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 145/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 184405 m, 1288 m/sec, 249845 t fired, .
111 EF SRCH 230/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 205995 m, 934 m/sec, 645010 t fired, .
112 EF EXCL 145/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 19270 m, 127 m/sec, 41571 t fired, .
141 EF SRCH 320/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 397414 m, 1246 m/sec, 543609 t fired, .
Time elapsed: 1337 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 150/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 190810 m, 1281 m/sec, 258623 t fired, .
111 EF SRCH 235/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 210650 m, 931 m/sec, 661534 t fired, .
112 EF EXCL 150/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 19940 m, 134 m/sec, 42797 t fired, .
141 EF SRCH 325/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 403645 m, 1246 m/sec, 552431 t fired, .
Time elapsed: 1342 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 155/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 197271 m, 1292 m/sec, 267410 t fired, .
111 EF SRCH 240/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 215284 m, 926 m/sec, 677510 t fired, .
112 EF EXCL 155/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 20550 m, 122 m/sec, 44036 t fired, .
141 EF SRCH 330/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 409881 m, 1247 m/sec, 561190 t fired, .
Time elapsed: 1347 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 160/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 203739 m, 1293 m/sec, 276114 t fired, .
111 EF SRCH 245/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 219891 m, 921 m/sec, 692859 t fired, .
112 EF EXCL 160/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 21304 m, 150 m/sec, 45941 t fired, .
141 EF SRCH 335/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 416103 m, 1244 m/sec, 569885 t fired, .
Time elapsed: 1352 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 165/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 210169 m, 1286 m/sec, 284828 t fired, .
111 EF SRCH 250/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 224514 m, 924 m/sec, 707839 t fired, .
112 EF EXCL 165/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 22022 m, 143 m/sec, 47432 t fired, .
141 EF SRCH 340/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 422342 m, 1247 m/sec, 578590 t fired, .
Time elapsed: 1357 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 170/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 216552 m, 1276 m/sec, 293500 t fired, .
111 EF SRCH 255/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 229183 m, 933 m/sec, 724306 t fired, .
112 EF EXCL 170/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 22780 m, 151 m/sec, 49052 t fired, .
141 EF SRCH 345/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 428523 m, 1236 m/sec, 587329 t fired, .
Time elapsed: 1362 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 175/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 222946 m, 1278 m/sec, 302198 t fired, .
111 EF SRCH 260/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 233826 m, 928 m/sec, 740561 t fired, .
112 EF EXCL 175/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 23601 m, 164 m/sec, 50758 t fired, .
141 EF SRCH 350/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 434747 m, 1244 m/sec, 596351 t fired, .
Time elapsed: 1367 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 180/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 229335 m, 1277 m/sec, 310904 t fired, .
111 EF SRCH 265/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 238500 m, 934 m/sec, 756985 t fired, .
112 EF EXCL 180/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 24282 m, 136 m/sec, 52285 t fired, .
141 EF SRCH 355/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 440977 m, 1246 m/sec, 605196 t fired, .
Time elapsed: 1372 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 185/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 235784 m, 1289 m/sec, 319790 t fired, .
111 EF SRCH 270/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 243178 m, 935 m/sec, 773390 t fired, .
112 EF EXCL 185/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 25006 m, 144 m/sec, 53994 t fired, .
141 EF SRCH 360/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 447162 m, 1237 m/sec, 614013 t fired, .
Time elapsed: 1377 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 190/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 242226 m, 1288 m/sec, 328833 t fired, .
111 EF SRCH 275/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 247840 m, 932 m/sec, 789383 t fired, .
112 EF EXCL 190/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 25992 m, 197 m/sec, 56256 t fired, .
141 EF SRCH 365/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 453388 m, 1245 m/sec, 622781 t fired, .
Time elapsed: 1382 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 195/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 248594 m, 1273 m/sec, 337470 t fired, .
111 EF SRCH 280/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 252535 m, 939 m/sec, 806229 t fired, .
112 EF EXCL 195/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 26813 m, 164 m/sec, 57935 t fired, .
141 EF SRCH 370/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 459601 m, 1242 m/sec, 631545 t fired, .
Time elapsed: 1387 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 200/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 254915 m, 1264 m/sec, 345957 t fired, .
111 EF SRCH 285/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 257229 m, 938 m/sec, 822786 t fired, .
112 EF EXCL 200/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 27509 m, 139 m/sec, 59507 t fired, .
141 EF SRCH 375/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 465742 m, 1228 m/sec, 640314 t fired, .
Time elapsed: 1392 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 205/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 261301 m, 1277 m/sec, 354655 t fired, .
111 EF SRCH 290/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 261827 m, 919 m/sec, 838820 t fired, .
112 EF EXCL 205/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 28251 m, 148 m/sec, 61258 t fired, .
141 EF SRCH 380/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 471941 m, 1239 m/sec, 649008 t fired, .
Time elapsed: 1397 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 210/2408 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 267736 m, 1287 m/sec, 363454 t fired, .
111 EF SRCH 295/2493 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 266498 m, 934 m/sec, 855162 t fired, .
112 EF EXCL 210/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 29149 m, 179 m/sec, 63384 t fired, .
141 EF SRCH 385/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 478084 m, 1228 m/sec, 657684 t fired, .
Time elapsed: 1402 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 215/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 274203 m, 1293 m/sec, 372211 t fired, .
111 EF SRCH 300/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 271224 m, 945 m/sec, 872281 t fired, .
112 EF EXCL 215/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 29986 m, 167 m/sec, 65199 t fired, .
141 EF SRCH 390/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 484361 m, 1255 m/sec, 666573 t fired, .
Time elapsed: 1407 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 220/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 280587 m, 1276 m/sec, 381105 t fired, .
111 EF SRCH 305/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 275921 m, 939 m/sec, 889276 t fired, .
112 EF EXCL 220/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 30847 m, 172 m/sec, 67176 t fired, .
141 EF SRCH 395/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 490548 m, 1237 m/sec, 675586 t fired, .
Time elapsed: 1412 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 225/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 286996 m, 1281 m/sec, 390009 t fired, .
111 EF SRCH 310/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 280636 m, 943 m/sec, 906560 t fired, .
112 EF EXCL 225/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 31499 m, 130 m/sec, 68474 t fired, .
141 EF SRCH 400/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 496652 m, 1220 m/sec, 684471 t fired, .
Time elapsed: 1417 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 230/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 293352 m, 1271 m/sec, 398814 t fired, .
111 EF SRCH 315/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 285307 m, 934 m/sec, 922887 t fired, .
112 EF EXCL 230/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 32257 m, 151 m/sec, 70196 t fired, .
141 EF SRCH 405/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 502830 m, 1235 m/sec, 693139 t fired, .
Time elapsed: 1422 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 235/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 299666 m, 1262 m/sec, 407486 t fired, .
111 EF SRCH 320/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 289993 m, 937 m/sec, 939864 t fired, .
112 EF EXCL 235/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 33160 m, 180 m/sec, 72194 t fired, .
141 EF SRCH 410/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 508967 m, 1227 m/sec, 702068 t fired, .
Time elapsed: 1427 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 240/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 306103 m, 1287 m/sec, 416446 t fired, .
111 EF SRCH 325/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 294703 m, 942 m/sec, 957084 t fired, .
112 EF EXCL 240/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 34078 m, 183 m/sec, 74172 t fired, .
141 EF SRCH 415/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 515161 m, 1238 m/sec, 711069 t fired, .
Time elapsed: 1432 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 245/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 312474 m, 1274 m/sec, 425375 t fired, .
111 EF SRCH 330/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 299412 m, 941 m/sec, 974264 t fired, .
112 EF EXCL 245/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 34853 m, 155 m/sec, 75736 t fired, .
141 EF SRCH 420/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 521314 m, 1230 m/sec, 720109 t fired, .
Time elapsed: 1437 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 250/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 318905 m, 1286 m/sec, 434288 t fired, .
111 EF SRCH 335/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 304143 m, 946 m/sec, 991256 t fired, .
112 EF EXCL 250/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 35804 m, 190 m/sec, 77820 t fired, .
141 EF SRCH 425/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 527541 m, 1245 m/sec, 728795 t fired, .
Time elapsed: 1442 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 255/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 325329 m, 1284 m/sec, 443132 t fired, .
111 EF SRCH 340/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 308841 m, 939 m/sec, 1007887 t fired, .
112 EF EXCL 255/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 36751 m, 189 m/sec, 79951 t fired, .
141 EF SRCH 430/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 533703 m, 1232 m/sec, 737680 t fired, .
Time elapsed: 1447 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 260/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 331819 m, 1298 m/sec, 452099 t fired, .
111 EF SRCH 345/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 313544 m, 940 m/sec, 1024699 t fired, .
112 EF EXCL 260/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 37724 m, 194 m/sec, 81753 t fired, .
141 EF SRCH 435/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 539856 m, 1230 m/sec, 746505 t fired, .
Time elapsed: 1452 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 265/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 338215 m, 1279 m/sec, 461024 t fired, .
111 EF SRCH 350/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 318299 m, 951 m/sec, 1042202 t fired, .
112 EF EXCL 265/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 38521 m, 159 m/sec, 83384 t fired, .
141 EF SRCH 440/2583 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 546024 m, 1233 m/sec, 755483 t fired, .
Time elapsed: 1457 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 270/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 344618 m, 1280 m/sec, 469834 t fired, .
111 EF SRCH 355/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 322973 m, 934 m/sec, 1059075 t fired, .
112 EF EXCL 270/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 39513 m, 198 m/sec, 85658 t fired, .
141 EF SRCH 445/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 552225 m, 1240 m/sec, 764467 t fired, .
Time elapsed: 1462 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 275/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 351088 m, 1294 m/sec, 478686 t fired, .
111 EF SRCH 360/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 327664 m, 938 m/sec, 1076008 t fired, .
112 EF EXCL 275/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 40330 m, 163 m/sec, 87468 t fired, .
141 EF SRCH 450/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 558401 m, 1235 m/sec, 773245 t fired, .
Time elapsed: 1467 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 280/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 357517 m, 1285 m/sec, 487830 t fired, .
111 EF SRCH 365/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 332413 m, 949 m/sec, 1093228 t fired, .
112 EF EXCL 280/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 41297 m, 193 m/sec, 89434 t fired, .
141 EF SRCH 455/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 564562 m, 1232 m/sec, 782189 t fired, .
Time elapsed: 1472 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 285/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 363981 m, 1292 m/sec, 496970 t fired, .
111 EF SRCH 370/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 337128 m, 943 m/sec, 1110248 t fired, .
112 EF EXCL 285/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 42082 m, 157 m/sec, 91317 t fired, .
141 EF SRCH 460/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 570693 m, 1226 m/sec, 791180 t fired, .
Time elapsed: 1477 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 290/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 370446 m, 1293 m/sec, 506042 t fired, .
111 EF SRCH 375/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 341843 m, 943 m/sec, 1126826 t fired, .
112 EF EXCL 290/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 42890 m, 161 m/sec, 93141 t fired, .
141 EF SRCH 465/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 576858 m, 1233 m/sec, 799941 t fired, .
Time elapsed: 1482 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 295/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 376874 m, 1285 m/sec, 514949 t fired, .
111 EF SRCH 380/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 346573 m, 946 m/sec, 1144030 t fired, .
112 EF EXCL 295/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 43749 m, 171 m/sec, 95097 t fired, .
141 EF SRCH 470/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 582991 m, 1226 m/sec, 808628 t fired, .
Time elapsed: 1487 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 300/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 383287 m, 1282 m/sec, 523848 t fired, .
111 EF SRCH 385/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 351333 m, 952 m/sec, 1161765 t fired, .
112 EF EXCL 300/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 44629 m, 176 m/sec, 96947 t fired, .
141 EF SRCH 475/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 589250 m, 1251 m/sec, 817520 t fired, .
Time elapsed: 1492 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 305/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 389774 m, 1297 m/sec, 532963 t fired, .
111 EF SRCH 390/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 356082 m, 949 m/sec, 1179806 t fired, .
112 EF EXCL 305/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 45528 m, 179 m/sec, 98997 t fired, .
141 EF SRCH 480/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 595384 m, 1226 m/sec, 826368 t fired, .
Time elapsed: 1497 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 310/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 396223 m, 1289 m/sec, 541938 t fired, .
111 EF SRCH 395/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 360794 m, 942 m/sec, 1196707 t fired, .
112 EF EXCL 310/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 46531 m, 200 m/sec, 101348 t fired, .
141 EF SRCH 485/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 601512 m, 1225 m/sec, 835160 t fired, .
Time elapsed: 1502 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 315/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 402665 m, 1288 m/sec, 551080 t fired, .
111 EF SRCH 400/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 365526 m, 946 m/sec, 1214284 t fired, .
112 EF EXCL 315/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 46974 m, 88 m/sec, 102279 t fired, .
141 EF SRCH 490/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 607642 m, 1226 m/sec, 843946 t fired, .
Time elapsed: 1507 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 320/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 409131 m, 1293 m/sec, 560146 t fired, .
111 EF SRCH 405/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 370240 m, 942 m/sec, 1231738 t fired, .
112 EF EXCL 320/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 47728 m, 150 m/sec, 104014 t fired, .
141 EF SRCH 495/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 613841 m, 1239 m/sec, 852802 t fired, .
Time elapsed: 1512 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 325/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 415582 m, 1290 m/sec, 569152 t fired, .
111 EF SRCH 410/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 374986 m, 949 m/sec, 1249340 t fired, .
112 EF EXCL 325/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 48344 m, 123 m/sec, 105549 t fired, .
141 EF SRCH 500/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 620039 m, 1239 m/sec, 861625 t fired, .
Time elapsed: 1517 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 330/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 422062 m, 1296 m/sec, 578195 t fired, .
111 EF SRCH 415/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 379761 m, 955 m/sec, 1267334 t fired, .
112 EF EXCL 330/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 49322 m, 195 m/sec, 107538 t fired, .
141 EF SRCH 505/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 626266 m, 1245 m/sec, 870634 t fired, .
Time elapsed: 1522 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 335/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 428458 m, 1279 m/sec, 587238 t fired, .
111 EF SRCH 420/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 384500 m, 947 m/sec, 1284852 t fired, .
112 EF EXCL 335/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 50161 m, 167 m/sec, 109658 t fired, .
141 EF SRCH 510/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 632511 m, 1249 m/sec, 879462 t fired, .
Time elapsed: 1527 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 340/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 434916 m, 1291 m/sec, 596599 t fired, .
111 EF SRCH 425/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 389257 m, 951 m/sec, 1302376 t fired, .
112 EF EXCL 340/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 51200 m, 207 m/sec, 111877 t fired, .
141 EF SRCH 515/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 638727 m, 1243 m/sec, 888290 t fired, .
Time elapsed: 1532 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 345/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 441362 m, 1289 m/sec, 605768 t fired, .
111 EF SRCH 430/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 394008 m, 950 m/sec, 1320162 t fired, .
112 EF EXCL 345/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 52165 m, 193 m/sec, 113879 t fired, .
141 EF SRCH 520/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 644912 m, 1237 m/sec, 897232 t fired, .
Time elapsed: 1537 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 350/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 447752 m, 1278 m/sec, 614837 t fired, .
111 EF SRCH 435/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 398703 m, 939 m/sec, 1337384 t fired, .
112 EF EXCL 350/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 52890 m, 145 m/sec, 115254 t fired, .
141 EF SRCH 525/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 651066 m, 1230 m/sec, 906219 t fired, .
Time elapsed: 1542 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 355/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 454160 m, 1281 m/sec, 623860 t fired, .
111 EF SRCH 440/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 403416 m, 942 m/sec, 1353992 t fired, .
112 EF EXCL 355/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 53807 m, 183 m/sec, 117324 t fired, .
141 EF SRCH 530/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 657263 m, 1239 m/sec, 915251 t fired, .
Time elapsed: 1547 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 360/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 460593 m, 1286 m/sec, 632941 t fired, .
111 EF SRCH 445/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 408161 m, 949 m/sec, 1371781 t fired, .
112 EF EXCL 360/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 54665 m, 171 m/sec, 119202 t fired, .
141 EF SRCH 535/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 663441 m, 1235 m/sec, 924346 t fired, .
Time elapsed: 1552 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 365/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 466954 m, 1272 m/sec, 642009 t fired, .
111 EF SRCH 450/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 412847 m, 937 m/sec, 1389303 t fired, .
112 EF EXCL 365/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 55657 m, 198 m/sec, 121344 t fired, .
141 EF SRCH 540/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 669612 m, 1234 m/sec, 933159 t fired, .
Time elapsed: 1557 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 370/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 473366 m, 1282 m/sec, 650978 t fired, .
111 EF SRCH 455/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 417545 m, 939 m/sec, 1406439 t fired, .
112 EF EXCL 370/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 56477 m, 164 m/sec, 123154 t fired, .
141 EF SRCH 545/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 675789 m, 1235 m/sec, 941891 t fired, .
Time elapsed: 1562 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 375/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 479726 m, 1272 m/sec, 660040 t fired, .
111 EF SRCH 460/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 422277 m, 946 m/sec, 1423643 t fired, .
112 EF EXCL 375/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 57404 m, 185 m/sec, 125434 t fired, .
141 EF SRCH 550/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 681937 m, 1229 m/sec, 950761 t fired, .
Time elapsed: 1567 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 380/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 486221 m, 1299 m/sec, 669327 t fired, .
111 EF SRCH 465/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 427069 m, 958 m/sec, 1441609 t fired, .
112 EF EXCL 380/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 58281 m, 175 m/sec, 127396 t fired, .
141 EF SRCH 555/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 688130 m, 1238 m/sec, 959765 t fired, .
Time elapsed: 1572 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 385/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 492580 m, 1271 m/sec, 678494 t fired, .
111 EF SRCH 470/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 431829 m, 952 m/sec, 1460002 t fired, .
112 EF EXCL 385/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 59174 m, 178 m/sec, 129245 t fired, .
141 EF SRCH 560/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 694335 m, 1241 m/sec, 968793 t fired, .
Time elapsed: 1577 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 390/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 498968 m, 1277 m/sec, 687807 t fired, .
111 EF SRCH 475/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 436589 m, 952 m/sec, 1478187 t fired, .
112 EF EXCL 390/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 59895 m, 144 m/sec, 130928 t fired, .
141 EF SRCH 565/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 700498 m, 1232 m/sec, 977863 t fired, .
Time elapsed: 1582 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 395/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 505423 m, 1291 m/sec, 696923 t fired, .
111 EF SRCH 480/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 441389 m, 960 m/sec, 1496376 t fired, .
112 EF EXCL 395/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 60572 m, 135 m/sec, 132328 t fired, .
141 EF SRCH 570/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 706627 m, 1225 m/sec, 986512 t fired, .
Time elapsed: 1587 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 400/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 511748 m, 1265 m/sec, 706204 t fired, .
111 EF SRCH 485/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 446121 m, 946 m/sec, 1513522 t fired, .
112 EF EXCL 400/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 61588 m, 203 m/sec, 134497 t fired, .
141 EF SRCH 575/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 712857 m, 1246 m/sec, 995576 t fired, .
Time elapsed: 1592 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 405/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 518168 m, 1284 m/sec, 715529 t fired, .
111 EF SRCH 490/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 450862 m, 948 m/sec, 1531634 t fired, .
112 EF EXCL 405/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 62475 m, 177 m/sec, 136528 t fired, .
141 EF SRCH 580/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 719007 m, 1230 m/sec, 1004705 t fired, .
Time elapsed: 1597 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 410/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 524593 m, 1285 m/sec, 724771 t fired, .
111 EF SRCH 495/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 455548 m, 937 m/sec, 1549075 t fired, .
112 EF EXCL 410/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 63250 m, 155 m/sec, 138158 t fired, .
141 EF SRCH 585/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 725182 m, 1235 m/sec, 1013855 t fired, .
Time elapsed: 1602 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 415/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 530998 m, 1281 m/sec, 733677 t fired, .
111 EF SRCH 500/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 460252 m, 940 m/sec, 1566308 t fired, .
112 EF EXCL 415/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 64264 m, 202 m/sec, 140710 t fired, .
141 EF SRCH 590/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 731302 m, 1224 m/sec, 1022907 t fired, .
Time elapsed: 1607 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 420/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 537403 m, 1281 m/sec, 743011 t fired, .
111 EF SRCH 505/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 464993 m, 948 m/sec, 1584436 t fired, .
112 EF EXCL 420/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 65362 m, 219 m/sec, 143176 t fired, .
141 EF SRCH 595/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 737475 m, 1234 m/sec, 1031965 t fired, .
Time elapsed: 1612 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 425/2408 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 543761 m, 1271 m/sec, 752203 t fired, .
111 EF SRCH 510/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 469754 m, 952 m/sec, 1602162 t fired, .
112 EF EXCL 425/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 66334 m, 194 m/sec, 145557 t fired, .
141 EF SRCH 600/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 743677 m, 1240 m/sec, 1041130 t fired, .
Time elapsed: 1617 secs. Pages in use: 8
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 430/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 550156 m, 1279 m/sec, 761455 t fired, .
111 EF SRCH 515/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 474563 m, 961 m/sec, 1620919 t fired, .
112 EF EXCL 430/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 67433 m, 219 m/sec, 147701 t fired, .
141 EF SRCH 605/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 749864 m, 1237 m/sec, 1050168 t fired, .
Time elapsed: 1622 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 435/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 556567 m, 1282 m/sec, 770556 t fired, .
111 EF SRCH 520/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 479294 m, 946 m/sec, 1638769 t fired, .
112 EF EXCL 435/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 68359 m, 185 m/sec, 149961 t fired, .
141 EF SRCH 610/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 756009 m, 1229 m/sec, 1059153 t fired, .
Time elapsed: 1627 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 440/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 562960 m, 1278 m/sec, 779787 t fired, .
111 EF SRCH 525/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 484054 m, 952 m/sec, 1656835 t fired, .
112 EF EXCL 440/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 69297 m, 187 m/sec, 152424 t fired, .
141 EF SRCH 615/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 762160 m, 1230 m/sec, 1068459 t fired, .
Time elapsed: 1632 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 445/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 569293 m, 1266 m/sec, 789206 t fired, .
111 EF SRCH 530/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 488780 m, 945 m/sec, 1674521 t fired, .
112 EF EXCL 445/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 70266 m, 193 m/sec, 154818 t fired, .
141 EF SRCH 620/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 768408 m, 1249 m/sec, 1077509 t fired, .
Time elapsed: 1637 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 450/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 575700 m, 1281 m/sec, 798311 t fired, .
111 EF SRCH 535/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 493564 m, 956 m/sec, 1692905 t fired, .
112 EF EXCL 450/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 71117 m, 170 m/sec, 156782 t fired, .
141 EF SRCH 625/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 774557 m, 1229 m/sec, 1086472 t fired, .
Time elapsed: 1642 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 455/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 582096 m, 1279 m/sec, 807338 t fired, .
111 EF SRCH 540/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 498392 m, 965 m/sec, 1711354 t fired, .
112 EF EXCL 455/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 72183 m, 213 m/sec, 159105 t fired, .
141 EF SRCH 630/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 780770 m, 1242 m/sec, 1095784 t fired, .
Time elapsed: 1647 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 460/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 588500 m, 1280 m/sec, 816433 t fired, .
111 EF SRCH 545/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 503168 m, 955 m/sec, 1729545 t fired, .
112 EF EXCL 460/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 72951 m, 153 m/sec, 160715 t fired, .
141 EF SRCH 635/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 787049 m, 1255 m/sec, 1104758 t fired, .
Time elapsed: 1652 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 465/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 594861 m, 1272 m/sec, 825613 t fired, .
111 EF SRCH 550/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 507988 m, 964 m/sec, 1748120 t fired, .
112 EF EXCL 465/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 73621 m, 134 m/sec, 162130 t fired, .
141 EF SRCH 640/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 793206 m, 1231 m/sec, 1113757 t fired, .
Time elapsed: 1657 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 470/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 601208 m, 1269 m/sec, 834730 t fired, .
111 EF SRCH 555/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 512775 m, 957 m/sec, 1766312 t fired, .
112 EF EXCL 470/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 74722 m, 220 m/sec, 164446 t fired, .
141 EF SRCH 645/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 799356 m, 1230 m/sec, 1122806 t fired, .
Time elapsed: 1662 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 475/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 607583 m, 1275 m/sec, 843865 t fired, .
111 EF SRCH 560/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 517524 m, 949 m/sec, 1784502 t fired, .
112 EF EXCL 475/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 75723 m, 200 m/sec, 166690 t fired, .
141 EF SRCH 650/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 805476 m, 1224 m/sec, 1131951 t fired, .
Time elapsed: 1667 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 480/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 613960 m, 1275 m/sec, 852958 t fired, .
111 EF SRCH 565/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 522319 m, 959 m/sec, 1803072 t fired, .
112 EF EXCL 480/481 1/32 GlobalResAllocation-PT-05-ReachabilityCardinality-05 76382 m, 131 m/sec, 168062 t fired, .
141 EF SRCH 655/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 811701 m, 1245 m/sec, 1141089 t fired, .
Time elapsed: 1672 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 112 (type EXCL) for GlobalResAllocation-PT-05-ReachabilityCardinality-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 485/2408 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 620366 m, 1281 m/sec, 862088 t fired, .
111 EF SRCH 570/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 527074 m, 951 m/sec, 1821407 t fired, .
141 EF SRCH 660/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 817860 m, 1231 m/sec, 1150204 t fired, .
Time elapsed: 1677 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 85 (type EXCL) for 9 GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: time limit : 1923 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 490/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 626846 m, 1296 m/sec, 871459 t fired, .
85 EF EXCL 5/1923 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 6018 m, -68375 m/sec, 7988 t fired, .
111 EF SRCH 575/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 531848 m, 954 m/sec, 1839497 t fired, .
141 EF SRCH 665/2583 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 824053 m, 1238 m/sec, 1159509 t fired, .
Time elapsed: 1682 secs. Pages in use: 9
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 495/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 633335 m, 1297 m/sec, 880576 t fired, .
85 EF EXCL 10/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 12165 m, 1229 m/sec, 16203 t fired, .
111 EF SRCH 580/2493 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 536666 m, 963 m/sec, 1858283 t fired, .
141 EF SRCH 670/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 830238 m, 1237 m/sec, 1168777 t fired, .
Time elapsed: 1687 secs. Pages in use: 10
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 500/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 639782 m, 1289 m/sec, 889777 t fired, .
85 EF EXCL 15/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 18310 m, 1229 m/sec, 24405 t fired, .
111 EF SRCH 585/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 541415 m, 949 m/sec, 1876930 t fired, .
141 EF SRCH 675/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 836456 m, 1243 m/sec, 1178039 t fired, .
Time elapsed: 1692 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 505/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 646189 m, 1281 m/sec, 899098 t fired, .
85 EF EXCL 20/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 24501 m, 1238 m/sec, 32608 t fired, .
111 EF SRCH 590/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 546230 m, 963 m/sec, 1896151 t fired, .
141 EF SRCH 680/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 842583 m, 1225 m/sec, 1187224 t fired, .
Time elapsed: 1697 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 510/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 652587 m, 1279 m/sec, 908427 t fired, .
85 EF EXCL 25/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 30608 m, 1221 m/sec, 40734 t fired, .
111 EF SRCH 595/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 551007 m, 955 m/sec, 1914133 t fired, .
141 EF SRCH 685/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 848764 m, 1236 m/sec, 1196467 t fired, .
Time elapsed: 1702 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 515/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 659054 m, 1293 m/sec, 917955 t fired, .
85 EF EXCL 30/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 36775 m, 1233 m/sec, 49022 t fired, .
111 EF SRCH 600/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 555816 m, 961 m/sec, 1932836 t fired, .
141 EF SRCH 690/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 855014 m, 1250 m/sec, 1205764 t fired, .
Time elapsed: 1707 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 520/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 665461 m, 1281 m/sec, 927197 t fired, .
85 EF EXCL 35/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 42973 m, 1239 m/sec, 57333 t fired, .
111 EF SRCH 605/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 560629 m, 962 m/sec, 1951062 t fired, .
141 EF SRCH 695/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 861258 m, 1248 m/sec, 1214665 t fired, .
Time elapsed: 1712 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 525/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 671890 m, 1285 m/sec, 936325 t fired, .
85 EF EXCL 40/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 49248 m, 1255 m/sec, 65716 t fired, .
111 EF SRCH 610/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 565420 m, 958 m/sec, 1969344 t fired, .
141 EF SRCH 700/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 867511 m, 1250 m/sec, 1224232 t fired, .
Time elapsed: 1717 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 530/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 678321 m, 1286 m/sec, 945564 t fired, .
85 EF EXCL 45/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 55416 m, 1233 m/sec, 74128 t fired, .
111 EF SRCH 615/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 570204 m, 956 m/sec, 1987656 t fired, .
141 EF SRCH 705/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 873788 m, 1255 m/sec, 1233382 t fired, .
Time elapsed: 1722 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 535/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 684696 m, 1275 m/sec, 954916 t fired, .
85 EF EXCL 50/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 61547 m, 1226 m/sec, 82507 t fired, .
111 EF SRCH 620/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 575003 m, 959 m/sec, 2006083 t fired, .
141 EF SRCH 710/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 880058 m, 1254 m/sec, 1242707 t fired, .
Time elapsed: 1727 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 540/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 690912 m, 1243 m/sec, 963873 t fired, .
85 EF EXCL 55/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 67733 m, 1237 m/sec, 91149 t fired, .
111 EF SRCH 625/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 579802 m, 959 m/sec, 2024957 t fired, .
141 EF SRCH 715/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 886300 m, 1248 m/sec, 1251840 t fired, .
Time elapsed: 1732 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 545/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 697076 m, 1232 m/sec, 972850 t fired, .
85 EF EXCL 60/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 73926 m, 1238 m/sec, 99419 t fired, .
111 EF SRCH 630/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 584568 m, 953 m/sec, 2042779 t fired, .
141 EF SRCH 720/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 892551 m, 1250 m/sec, 1260815 t fired, .
Time elapsed: 1737 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 550/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 703163 m, 1217 m/sec, 981667 t fired, .
85 EF EXCL 65/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 80033 m, 1221 m/sec, 107663 t fired, .
111 EF SRCH 635/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 589278 m, 942 m/sec, 2061284 t fired, .
141 EF SRCH 725/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 898654 m, 1220 m/sec, 1269968 t fired, .
Time elapsed: 1742 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 555/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 709289 m, 1225 m/sec, 990425 t fired, .
85 EF EXCL 70/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 86153 m, 1224 m/sec, 115983 t fired, .
111 EF SRCH 640/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 594005 m, 945 m/sec, 2079719 t fired, .
141 EF SRCH 730/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 904793 m, 1227 m/sec, 1278919 t fired, .
Time elapsed: 1747 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 560/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 715302 m, 1202 m/sec, 999169 t fired, .
85 EF EXCL 75/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 92213 m, 1212 m/sec, 124168 t fired, .
111 EF SRCH 645/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 598633 m, 925 m/sec, 2098037 t fired, .
141 EF SRCH 735/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 910837 m, 1208 m/sec, 1288163 t fired, .
Time elapsed: 1752 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 565/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 721247 m, 1189 m/sec, 1008025 t fired, .
85 EF EXCL 80/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 98163 m, 1190 m/sec, 132221 t fired, .
111 EF SRCH 650/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 603292 m, 931 m/sec, 2116215 t fired, .
141 EF SRCH 740/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 916860 m, 1204 m/sec, 1297233 t fired, .
Time elapsed: 1757 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 570/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 727250 m, 1200 m/sec, 1016972 t fired, .
85 EF EXCL 85/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 104305 m, 1228 m/sec, 140556 t fired, .
111 EF SRCH 655/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 607977 m, 937 m/sec, 2133993 t fired, .
141 EF SRCH 745/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 923028 m, 1233 m/sec, 1306207 t fired, .
Time elapsed: 1762 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 575/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 733465 m, 1243 m/sec, 1026104 t fired, .
85 EF EXCL 90/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 110390 m, 1217 m/sec, 148694 t fired, .
111 EF SRCH 660/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 612718 m, 948 m/sec, 2152740 t fired, .
141 EF SRCH 750/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 929167 m, 1227 m/sec, 1315528 t fired, .
Time elapsed: 1767 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 580/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 739721 m, 1251 m/sec, 1035332 t fired, .
85 EF EXCL 95/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 116555 m, 1233 m/sec, 157014 t fired, .
111 EF SRCH 665/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 617540 m, 964 m/sec, 2172170 t fired, .
141 EF SRCH 755/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 935347 m, 1236 m/sec, 1324838 t fired, .
Time elapsed: 1772 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 585/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 745779 m, 1211 m/sec, 1044239 t fired, .
85 EF EXCL 100/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 122705 m, 1230 m/sec, 165220 t fired, .
111 EF SRCH 670/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 622276 m, 947 m/sec, 2190719 t fired, .
141 EF SRCH 760/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 941493 m, 1229 m/sec, 1334259 t fired, .
Time elapsed: 1777 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 590/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 751787 m, 1201 m/sec, 1052948 t fired, .
85 EF EXCL 105/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 128793 m, 1217 m/sec, 173597 t fired, .
111 EF SRCH 675/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 627042 m, 953 m/sec, 2209975 t fired, .
141 EF SRCH 765/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 947595 m, 1220 m/sec, 1343381 t fired, .
Time elapsed: 1782 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 595/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 757746 m, 1191 m/sec, 1061752 t fired, .
85 EF EXCL 110/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 134763 m, 1194 m/sec, 181777 t fired, .
111 EF SRCH 680/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 631696 m, 930 m/sec, 2228772 t fired, .
141 EF SRCH 770/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 953669 m, 1214 m/sec, 1352474 t fired, .
Time elapsed: 1787 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 600/602 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 763732 m, 1197 m/sec, 1070611 t fired, .
85 EF EXCL 115/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 140701 m, 1187 m/sec, 189912 t fired, .
111 EF SRCH 685/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 636353 m, 931 m/sec, 2247101 t fired, .
141 EF SRCH 775/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 959718 m, 1209 m/sec, 1361505 t fired, .
Time elapsed: 1792 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 75 (type EXCL) for GlobalResAllocation-PT-05-ReachabilityCardinality-06 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 120/384 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 146741 m, 1208 m/sec, 198285 t fired, .
111 EF SRCH 690/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 640959 m, 921 m/sec, 2264917 t fired, .
141 EF SRCH 780/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 965735 m, 1203 m/sec, 1370091 t fired, .
Time elapsed: 1797 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 112 (type EXCL) for 15 GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: time limit : 1803 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 125/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 152659 m, 1183 m/sec, 206316 t fired, .
111 EF SRCH 695/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 645524 m, 913 m/sec, 2282684 t fired, .
112 EF EXCL 5/1803 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 3529 m, -14570 m/sec, 7852 t fired, .
141 EF SRCH 785/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 971807 m, 1214 m/sec, 1378918 t fired, .
Time elapsed: 1802 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 130/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 158567 m, 1181 m/sec, 214440 t fired, .
111 EF SRCH 700/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 650099 m, 915 m/sec, 2300804 t fired, .
112 EF EXCL 10/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 7357 m, 765 m/sec, 17355 t fired, .
141 EF SRCH 790/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 977786 m, 1195 m/sec, 1387922 t fired, .
Time elapsed: 1807 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 135/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 164377 m, 1162 m/sec, 222324 t fired, .
111 EF SRCH 705/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 654575 m, 895 m/sec, 2318483 t fired, .
112 EF EXCL 15/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 11258 m, 780 m/sec, 27413 t fired, .
141 EF SRCH 795/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 983606 m, 1164 m/sec, 1396620 t fired, .
Time elapsed: 1812 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 140/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 170021 m, 1128 m/sec, 230122 t fired, .
111 EF SRCH 710/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 658976 m, 880 m/sec, 2336026 t fired, .
112 EF EXCL 20/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 15212 m, 790 m/sec, 37739 t fired, .
141 EF SRCH 800/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 989367 m, 1152 m/sec, 1405207 t fired, .
Time elapsed: 1817 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 145/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 175789 m, 1153 m/sec, 238068 t fired, .
111 EF SRCH 715/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 663406 m, 886 m/sec, 2353509 t fired, .
112 EF EXCL 25/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 19199 m, 797 m/sec, 48319 t fired, .
141 EF SRCH 805/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 995113 m, 1149 m/sec, 1413925 t fired, .
Time elapsed: 1822 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 150/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 181800 m, 1202 m/sec, 246267 t fired, .
111 EF SRCH 720/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 668109 m, 940 m/sec, 2371945 t fired, .
112 EF EXCL 30/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 23238 m, 807 m/sec, 59243 t fired, .
141 EF SRCH 810/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1001169 m, 1211 m/sec, 1423287 t fired, .
Time elapsed: 1827 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 155/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 187992 m, 1238 m/sec, 254795 t fired, .
111 EF SRCH 725/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 672788 m, 935 m/sec, 2390338 t fired, .
112 EF EXCL 35/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 27324 m, 817 m/sec, 70473 t fired, .
141 EF SRCH 815/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1007282 m, 1222 m/sec, 1432589 t fired, .
Time elapsed: 1832 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 160/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 194088 m, 1219 m/sec, 263143 t fired, .
111 EF SRCH 730/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 677488 m, 940 m/sec, 2408989 t fired, .
112 EF EXCL 40/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 31615 m, 858 m/sec, 82867 t fired, .
141 EF SRCH 820/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1013425 m, 1228 m/sec, 1441894 t fired, .
Time elapsed: 1837 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 165/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 200229 m, 1228 m/sec, 271418 t fired, .
111 EF SRCH 735/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 682211 m, 944 m/sec, 2428014 t fired, .
112 EF EXCL 45/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 35807 m, 838 m/sec, 94538 t fired, .
141 EF SRCH 825/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1019506 m, 1216 m/sec, 1450886 t fired, .
Time elapsed: 1842 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 170/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 206464 m, 1247 m/sec, 279767 t fired, .
111 EF SRCH 740/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 686997 m, 957 m/sec, 2446723 t fired, .
112 EF EXCL 50/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 40225 m, 883 m/sec, 107662 t fired, .
141 EF SRCH 830/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1025719 m, 1242 m/sec, 1459950 t fired, .
Time elapsed: 1847 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 175/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 212711 m, 1249 m/sec, 288310 t fired, .
111 EF SRCH 745/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 691767 m, 954 m/sec, 2465866 t fired, .
112 EF EXCL 55/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 44601 m, 875 m/sec, 120651 t fired, .
141 EF SRCH 835/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1031920 m, 1240 m/sec, 1469335 t fired, .
Time elapsed: 1852 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 180/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 218861 m, 1230 m/sec, 296589 t fired, .
111 EF SRCH 750/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 696533 m, 953 m/sec, 2484573 t fired, .
112 EF EXCL 60/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 48853 m, 850 m/sec, 133138 t fired, .
141 EF SRCH 840/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1038154 m, 1246 m/sec, 1478724 t fired, .
Time elapsed: 1857 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 185/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 225009 m, 1229 m/sec, 305035 t fired, .
111 EF SRCH 755/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 701287 m, 950 m/sec, 2503504 t fired, .
112 EF EXCL 65/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 53278 m, 885 m/sec, 146383 t fired, .
141 EF SRCH 845/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1044337 m, 1236 m/sec, 1487966 t fired, .
Time elapsed: 1862 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 190/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 231127 m, 1223 m/sec, 313378 t fired, .
111 EF SRCH 760/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 706080 m, 958 m/sec, 2522994 t fired, .
112 EF EXCL 70/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 57604 m, 865 m/sec, 159235 t fired, .
141 EF SRCH 850/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1050517 m, 1236 m/sec, 1497518 t fired, .
Time elapsed: 1867 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 195/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 237409 m, 1256 m/sec, 322031 t fired, .
111 EF SRCH 765/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 710868 m, 957 m/sec, 2542461 t fired, .
112 EF EXCL 75/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 61953 m, 869 m/sec, 172932 t fired, .
141 EF SRCH 855/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1056761 m, 1248 m/sec, 1506946 t fired, .
Time elapsed: 1872 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 200/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 243589 m, 1236 m/sec, 330696 t fired, .
111 EF SRCH 770/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 715698 m, 966 m/sec, 2561998 t fired, .
112 EF EXCL 80/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 66269 m, 863 m/sec, 185807 t fired, .
141 EF SRCH 860/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1062982 m, 1244 m/sec, 1516205 t fired, .
Time elapsed: 1877 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 205/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 249764 m, 1235 m/sec, 338979 t fired, .
111 EF SRCH 775/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 720510 m, 962 m/sec, 2581476 t fired, .
112 EF EXCL 85/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 70725 m, 891 m/sec, 199279 t fired, .
141 EF SRCH 865/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1069189 m, 1241 m/sec, 1525608 t fired, .
Time elapsed: 1882 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 210/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 255826 m, 1212 m/sec, 347206 t fired, .
111 EF SRCH 780/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 725253 m, 948 m/sec, 2600375 t fired, .
112 EF EXCL 90/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 74972 m, 849 m/sec, 212144 t fired, .
141 EF SRCH 870/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1075313 m, 1224 m/sec, 1535016 t fired, .
Time elapsed: 1887 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 215/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 261941 m, 1223 m/sec, 355576 t fired, .
111 EF SRCH 785/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 729988 m, 947 m/sec, 2619042 t fired, .
112 EF EXCL 95/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 79448 m, 895 m/sec, 226044 t fired, .
141 EF SRCH 875/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1081531 m, 1243 m/sec, 1544407 t fired, .
Time elapsed: 1892 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 220/480 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 268101 m, 1232 m/sec, 363962 t fired, .
111 EF SRCH 790/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 734760 m, 954 m/sec, 2638034 t fired, .
112 EF EXCL 100/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 83854 m, 881 m/sec, 239625 t fired, .
141 EF SRCH 880/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1087693 m, 1232 m/sec, 1553639 t fired, .
Time elapsed: 1897 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 225/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 274198 m, 1219 m/sec, 372203 t fired, .
111 EF SRCH 795/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 739597 m, 967 m/sec, 2657705 t fired, .
112 EF EXCL 105/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 88320 m, 893 m/sec, 253250 t fired, .
141 EF SRCH 885/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1093854 m, 1232 m/sec, 1563085 t fired, .
Time elapsed: 1902 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 230/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 280255 m, 1211 m/sec, 380655 t fired, .
111 EF SRCH 800/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 744403 m, 961 m/sec, 2676985 t fired, .
112 EF EXCL 110/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 92758 m, 887 m/sec, 267540 t fired, .
141 EF SRCH 890/2583 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1100061 m, 1241 m/sec, 1572291 t fired, .
Time elapsed: 1907 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 235/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 286396 m, 1228 m/sec, 389182 t fired, .
111 EF SRCH 805/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 749198 m, 959 m/sec, 2695644 t fired, .
112 EF EXCL 115/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 97259 m, 900 m/sec, 282163 t fired, .
141 EF SRCH 895/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1106296 m, 1247 m/sec, 1581833 t fired, .
Time elapsed: 1912 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 240/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 292417 m, 1204 m/sec, 397534 t fired, .
111 EF SRCH 810/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 754041 m, 968 m/sec, 2714668 t fired, .
112 EF EXCL 120/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 101754 m, 899 m/sec, 296139 t fired, .
141 EF SRCH 900/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1112468 m, 1234 m/sec, 1591531 t fired, .
Time elapsed: 1917 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 245/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 298387 m, 1194 m/sec, 405721 t fired, .
111 EF SRCH 815/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 758856 m, 963 m/sec, 2734071 t fired, .
112 EF EXCL 125/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 106236 m, 896 m/sec, 310178 t fired, .
141 EF SRCH 905/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1118640 m, 1234 m/sec, 1600906 t fired, .
Time elapsed: 1922 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 250/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 304427 m, 1208 m/sec, 414120 t fired, .
111 EF SRCH 820/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 763719 m, 972 m/sec, 2754248 t fired, .
112 EF EXCL 130/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 110695 m, 891 m/sec, 324327 t fired, .
141 EF SRCH 910/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1124771 m, 1226 m/sec, 1610601 t fired, .
Time elapsed: 1927 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 255/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 310476 m, 1209 m/sec, 422570 t fired, .
111 EF SRCH 825/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 768574 m, 971 m/sec, 2774422 t fired, .
112 EF EXCL 135/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 115215 m, 904 m/sec, 339205 t fired, .
141 EF SRCH 915/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1130982 m, 1242 m/sec, 1620024 t fired, .
Time elapsed: 1932 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 260/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 316545 m, 1213 m/sec, 431029 t fired, .
111 EF SRCH 830/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 773433 m, 971 m/sec, 2794514 t fired, .
112 EF EXCL 140/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 119722 m, 901 m/sec, 354141 t fired, .
141 EF SRCH 920/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1137163 m, 1236 m/sec, 1629417 t fired, .
Time elapsed: 1937 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 265/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 322609 m, 1212 m/sec, 439306 t fired, .
111 EF SRCH 835/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 778300 m, 973 m/sec, 2814502 t fired, .
112 EF EXCL 145/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 124219 m, 899 m/sec, 368832 t fired, .
141 EF SRCH 925/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1143351 m, 1237 m/sec, 1638955 t fired, .
Time elapsed: 1942 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 270/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 328709 m, 1220 m/sec, 447795 t fired, .
111 EF SRCH 840/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 783169 m, 973 m/sec, 2834236 t fired, .
112 EF EXCL 150/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 128758 m, 907 m/sec, 383816 t fired, .
141 EF SRCH 930/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1149489 m, 1227 m/sec, 1648228 t fired, .
Time elapsed: 1947 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 275/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 334865 m, 1231 m/sec, 456320 t fired, .
111 EF SRCH 845/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 788016 m, 969 m/sec, 2854184 t fired, .
112 EF EXCL 155/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 133290 m, 906 m/sec, 398781 t fired, .
141 EF SRCH 935/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1155671 m, 1236 m/sec, 1657864 t fired, .
Time elapsed: 1952 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 280/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 340900 m, 1207 m/sec, 464699 t fired, .
111 EF SRCH 850/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 792849 m, 966 m/sec, 2873920 t fired, .
112 EF EXCL 160/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 137813 m, 904 m/sec, 413453 t fired, .
141 EF SRCH 940/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1161847 m, 1235 m/sec, 1667227 t fired, .
Time elapsed: 1957 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 285/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 346992 m, 1218 m/sec, 473153 t fired, .
111 EF SRCH 855/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 797647 m, 959 m/sec, 2893050 t fired, .
112 EF EXCL 165/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 142320 m, 901 m/sec, 428677 t fired, .
141 EF SRCH 945/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1167990 m, 1228 m/sec, 1676547 t fired, .
Time elapsed: 1962 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 290/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 353032 m, 1208 m/sec, 481380 t fired, .
111 EF SRCH 860/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 802444 m, 959 m/sec, 2911709 t fired, .
112 EF EXCL 170/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 146851 m, 906 m/sec, 444048 t fired, .
141 EF SRCH 950/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1174249 m, 1251 m/sec, 1685855 t fired, .
Time elapsed: 1967 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 295/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 359116 m, 1216 m/sec, 490102 t fired, .
111 EF SRCH 865/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 807267 m, 964 m/sec, 2931617 t fired, .
112 EF EXCL 175/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 151391 m, 908 m/sec, 459198 t fired, .
141 EF SRCH 955/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1180348 m, 1219 m/sec, 1695293 t fired, .
Time elapsed: 1972 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 300/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 365213 m, 1219 m/sec, 498721 t fired, .
111 EF SRCH 870/2493 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 812075 m, 961 m/sec, 2951109 t fired, .
112 EF EXCL 180/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 155868 m, 895 m/sec, 474153 t fired, .
141 EF SRCH 960/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1186482 m, 1226 m/sec, 1704856 t fired, .
Time elapsed: 1977 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 305/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 371304 m, 1218 m/sec, 507252 t fired, .
111 EF SRCH 875/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 816921 m, 969 m/sec, 2971759 t fired, .
112 EF EXCL 185/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 160392 m, 904 m/sec, 489516 t fired, .
141 EF SRCH 965/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1192660 m, 1235 m/sec, 1714384 t fired, .
Time elapsed: 1982 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 310/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 377410 m, 1221 m/sec, 515666 t fired, .
111 EF SRCH 880/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 821733 m, 962 m/sec, 2991196 t fired, .
112 EF EXCL 190/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 164938 m, 909 m/sec, 505014 t fired, .
141 EF SRCH 970/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1198844 m, 1236 m/sec, 1723833 t fired, .
Time elapsed: 1987 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 315/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 383467 m, 1211 m/sec, 524097 t fired, .
111 EF SRCH 885/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 826595 m, 972 m/sec, 3011625 t fired, .
112 EF EXCL 195/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 169448 m, 902 m/sec, 520229 t fired, .
141 EF SRCH 975/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1204978 m, 1226 m/sec, 1733385 t fired, .
Time elapsed: 1992 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 320/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 389566 m, 1219 m/sec, 532677 t fired, .
111 EF SRCH 890/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 831418 m, 964 m/sec, 3031555 t fired, .
112 EF EXCL 200/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 174028 m, 916 m/sec, 535926 t fired, .
141 EF SRCH 980/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1211212 m, 1246 m/sec, 1742942 t fired, .
Time elapsed: 1997 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 325/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 395654 m, 1217 m/sec, 541076 t fired, .
111 EF SRCH 895/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 836285 m, 973 m/sec, 3051327 t fired, .
112 EF EXCL 205/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 178582 m, 910 m/sec, 551243 t fired, .
141 EF SRCH 985/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1217429 m, 1243 m/sec, 1752446 t fired, .
Time elapsed: 2002 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 330/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 401774 m, 1224 m/sec, 549758 t fired, .
111 EF SRCH 900/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 841116 m, 966 m/sec, 3071192 t fired, .
112 EF EXCL 210/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 183140 m, 911 m/sec, 567050 t fired, .
141 EF SRCH 990/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1223628 m, 1239 m/sec, 1761912 t fired, .
Time elapsed: 2007 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 335/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 407864 m, 1218 m/sec, 558393 t fired, .
111 EF SRCH 905/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 845913 m, 959 m/sec, 3090737 t fired, .
112 EF EXCL 215/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 187655 m, 903 m/sec, 582527 t fired, .
141 EF SRCH 995/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1229792 m, 1232 m/sec, 1771421 t fired, .
Time elapsed: 2012 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 340/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 413959 m, 1219 m/sec, 566836 t fired, .
111 EF SRCH 910/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 850777 m, 972 m/sec, 3111257 t fired, .
112 EF EXCL 220/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 192153 m, 899 m/sec, 597098 t fired, .
141 EF SRCH 1000/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1235975 m, 1236 m/sec, 1780883 t fired, .
Time elapsed: 2017 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 345/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 420063 m, 1220 m/sec, 575365 t fired, .
111 EF SRCH 915/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 855643 m, 973 m/sec, 3131531 t fired, .
112 EF EXCL 225/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 196703 m, 910 m/sec, 612653 t fired, .
141 EF SRCH 1005/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1242223 m, 1249 m/sec, 1790115 t fired, .
Time elapsed: 2022 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 350/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 426116 m, 1210 m/sec, 583922 t fired, .
111 EF SRCH 920/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 860480 m, 967 m/sec, 3151362 t fired, .
112 EF EXCL 230/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 201260 m, 911 m/sec, 628393 t fired, .
141 EF SRCH 1010/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1248434 m, 1242 m/sec, 1799875 t fired, .
Time elapsed: 2027 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 355/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 432212 m, 1219 m/sec, 592703 t fired, .
111 EF SRCH 925/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 865229 m, 949 m/sec, 3170943 t fired, .
112 EF EXCL 235/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 205799 m, 907 m/sec, 644251 t fired, .
141 EF SRCH 1015/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1254552 m, 1223 m/sec, 1809439 t fired, .
Time elapsed: 2032 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 360/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 438351 m, 1227 m/sec, 601494 t fired, .
111 EF SRCH 930/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 869991 m, 952 m/sec, 3190335 t fired, .
112 EF EXCL 240/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 210314 m, 903 m/sec, 660317 t fired, .
141 EF SRCH 1020/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1260668 m, 1223 m/sec, 1818710 t fired, .
Time elapsed: 2037 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 365/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 444459 m, 1221 m/sec, 610226 t fired, .
111 EF SRCH 935/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 874719 m, 945 m/sec, 3210128 t fired, .
112 EF EXCL 245/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 214797 m, 896 m/sec, 675784 t fired, .
141 EF SRCH 1025/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1266705 m, 1207 m/sec, 1828082 t fired, .
Time elapsed: 2042 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 370/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 450555 m, 1219 m/sec, 618873 t fired, .
111 EF SRCH 940/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 879467 m, 949 m/sec, 3229503 t fired, .
112 EF EXCL 250/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 219274 m, 895 m/sec, 690696 t fired, .
141 EF SRCH 1030/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1272818 m, 1222 m/sec, 1837477 t fired, .
Time elapsed: 2047 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 375/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 456712 m, 1231 m/sec, 627405 t fired, .
111 EF SRCH 945/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 884231 m, 952 m/sec, 3249041 t fired, .
112 EF EXCL 255/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 223750 m, 895 m/sec, 705356 t fired, .
141 EF SRCH 1035/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1278920 m, 1220 m/sec, 1846870 t fired, .
Time elapsed: 2052 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 380/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 462790 m, 1215 m/sec, 636035 t fired, .
111 EF SRCH 950/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 888997 m, 953 m/sec, 3269153 t fired, .
112 EF EXCL 260/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 228257 m, 901 m/sec, 720963 t fired, .
141 EF SRCH 1040/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1285029 m, 1221 m/sec, 1856263 t fired, .
Time elapsed: 2057 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 385/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 468867 m, 1215 m/sec, 644728 t fired, .
111 EF SRCH 955/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 893674 m, 935 m/sec, 3288583 t fired, .
112 EF EXCL 265/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 232703 m, 889 m/sec, 736647 t fired, .
141 EF SRCH 1045/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1291008 m, 1195 m/sec, 1865822 t fired, .
Time elapsed: 2062 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 390/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 474920 m, 1210 m/sec, 653149 t fired, .
111 EF SRCH 960/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 898293 m, 923 m/sec, 3307297 t fired, .
112 EF EXCL 270/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 237086 m, 876 m/sec, 752190 t fired, .
141 EF SRCH 1050/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1297007 m, 1199 m/sec, 1874491 t fired, .
Time elapsed: 2067 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 395/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 480969 m, 1209 m/sec, 661859 t fired, .
111 EF SRCH 965/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 902950 m, 931 m/sec, 3326922 t fired, .
112 EF EXCL 275/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 241538 m, 890 m/sec, 767651 t fired, .
141 EF SRCH 1055/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1302935 m, 1185 m/sec, 1883792 t fired, .
Time elapsed: 2072 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 400/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 487124 m, 1231 m/sec, 670643 t fired, .
111 EF SRCH 970/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 907576 m, 925 m/sec, 3345660 t fired, .
112 EF EXCL 280/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 245944 m, 881 m/sec, 782728 t fired, .
141 EF SRCH 1060/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1308898 m, 1192 m/sec, 1893202 t fired, .
Time elapsed: 2077 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 405/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 493173 m, 1209 m/sec, 679388 t fired, .
111 EF SRCH 975/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 912376 m, 960 m/sec, 3366126 t fired, .
112 EF EXCL 285/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 250497 m, 910 m/sec, 798969 t fired, .
141 EF SRCH 1065/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1315037 m, 1227 m/sec, 1902949 t fired, .
Time elapsed: 2082 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 410/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 499232 m, 1211 m/sec, 688156 t fired, .
111 EF SRCH 980/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 917156 m, 956 m/sec, 3386133 t fired, .
112 EF EXCL 290/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 255117 m, 924 m/sec, 815486 t fired, .
141 EF SRCH 1070/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1321150 m, 1222 m/sec, 1912269 t fired, .
Time elapsed: 2087 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 415/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 505419 m, 1237 m/sec, 696918 t fired, .
111 EF SRCH 985/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 921945 m, 957 m/sec, 3406152 t fired, .
112 EF EXCL 295/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 259643 m, 905 m/sec, 831243 t fired, .
141 EF SRCH 1075/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1327285 m, 1227 m/sec, 1921803 t fired, .
Time elapsed: 2092 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 420/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 511506 m, 1217 m/sec, 705878 t fired, .
111 EF SRCH 990/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 926771 m, 965 m/sec, 3426779 t fired, .
112 EF EXCL 300/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 264175 m, 906 m/sec, 847112 t fired, .
141 EF SRCH 1080/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1333409 m, 1224 m/sec, 1931268 t fired, .
Time elapsed: 2097 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 425/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 517690 m, 1236 m/sec, 714858 t fired, .
111 EF SRCH 995/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 931553 m, 956 m/sec, 3447076 t fired, .
112 EF EXCL 305/360 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 268767 m, 918 m/sec, 863260 t fired, .
141 EF SRCH 1085/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1339631 m, 1244 m/sec, 1940646 t fired, .
Time elapsed: 2102 secs. Pages in use: 12
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 430/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 523784 m, 1218 m/sec, 723668 t fired, .
111 EF SRCH 1000/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 936258 m, 941 m/sec, 3466311 t fired, .
112 EF EXCL 310/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 273355 m, 917 m/sec, 879904 t fired, .
141 EF SRCH 1090/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1345750 m, 1223 m/sec, 1949954 t fired, .
Time elapsed: 2107 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 435/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 529927 m, 1228 m/sec, 732202 t fired, .
111 EF SRCH 1005/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 941055 m, 959 m/sec, 3486171 t fired, .
112 EF EXCL 315/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 277985 m, 926 m/sec, 896842 t fired, .
141 EF SRCH 1095/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1351931 m, 1236 m/sec, 1959534 t fired, .
Time elapsed: 2112 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 440/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 535983 m, 1211 m/sec, 740951 t fired, .
111 EF SRCH 1010/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 945804 m, 949 m/sec, 3506320 t fired, .
112 EF EXCL 320/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 282574 m, 917 m/sec, 913287 t fired, .
141 EF SRCH 1100/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1358108 m, 1235 m/sec, 1968956 t fired, .
Time elapsed: 2117 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 445/480 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 542107 m, 1224 m/sec, 749763 t fired, .
111 EF SRCH 1015/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 950554 m, 950 m/sec, 3526110 t fired, .
112 EF EXCL 325/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 287101 m, 905 m/sec, 929227 t fired, .
141 EF SRCH 1105/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1364286 m, 1235 m/sec, 1978219 t fired, .
Time elapsed: 2122 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 450/480 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 548261 m, 1230 m/sec, 758751 t fired, .
111 EF SRCH 1020/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 955390 m, 967 m/sec, 3546862 t fired, .
112 EF EXCL 330/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 291730 m, 925 m/sec, 946192 t fired, .
141 EF SRCH 1110/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1370437 m, 1230 m/sec, 1988316 t fired, .
Time elapsed: 2127 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 455/480 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 554341 m, 1216 m/sec, 767459 t fired, .
111 EF SRCH 1025/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 960244 m, 970 m/sec, 3567415 t fired, .
112 EF EXCL 335/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 296353 m, 924 m/sec, 963019 t fired, .
141 EF SRCH 1115/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1376600 m, 1232 m/sec, 1997853 t fired, .
Time elapsed: 2132 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 460/480 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 560416 m, 1215 m/sec, 776075 t fired, .
111 EF SRCH 1030/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 965106 m, 972 m/sec, 3588280 t fired, .
112 EF EXCL 340/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 301030 m, 935 m/sec, 980102 t fired, .
141 EF SRCH 1120/2583 5/5 GlobalResAllocation-PT-05-ReachabilityCardinality-00 1382819 m, 1243 m/sec, 2007358 t fired, .
Time elapsed: 2137 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 141 (type SRCH) for GlobalResAllocation-PT-05-ReachabilityCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 0 0 4 1 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
85 EF EXCL 465/480 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 566899 m, 1296 m/sec, 785659 t fired, .
111 EF SRCH 1035/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 970100 m, 998 m/sec, 3609529 t fired, .
112 EF EXCL 345/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 305758 m, 945 m/sec, 996840 t fired, .
Time elapsed: 2142 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 75 (type EXCL) for 18 GlobalResAllocation-PT-05-ReachabilityCardinality-06
lola: time limit : 1458 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 5/1458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 5955 m, -151555 m/sec, 7907 t fired, .
85 EF EXCL 470/480 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 572994 m, 1219 m/sec, 794522 t fired, .
111 EF SRCH 1040/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 974787 m, 937 m/sec, 3628950 t fired, .
112 EF EXCL 350/360 2/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 310448 m, 938 m/sec, 1013450 t fired, .
Time elapsed: 2147 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 112 (type EXCL) for GlobalResAllocation-PT-05-ReachabilityCardinality-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 1 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 10/1458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 12078 m, 1224 m/sec, 16089 t fired, .
85 EF EXCL 475/480 3/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 579134 m, 1228 m/sec, 803119 t fired, .
111 EF SRCH 1045/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 979335 m, 909 m/sec, 3647894 t fired, .
Time elapsed: 2152 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 112 (type EXCL) for 15 GlobalResAllocation-PT-05-ReachabilityCardinality-05
lola: time limit : 1448 sec
lola: memory limit: 5 pages
lola: CANCELED task # 85 (type EXCL) for GlobalResAllocation-PT-05-ReachabilityCardinality-03 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 0 0 4 1 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 15/1458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 17531 m, 1090 m/sec, 23363 t fired, .
111 EF SRCH 1050/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 983539 m, 840 m/sec, 3665491 t fired, .
112 EF EXCL 5/1448 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 3342 m, -61421 m/sec, 7433 t fired, .
Time elapsed: 2157 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 85 (type EXCL) for 9 GlobalResAllocation-PT-05-ReachabilityCardinality-03
lola: time limit : 1443 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 20/1458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 22434 m, 980 m/sec, 29833 t fired, .
85 EF EXCL 5/1443 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 4625 m, -114901 m/sec, 6150 t fired, .
111 EF SRCH 1055/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 987319 m, 756 m/sec, 3681944 t fired, .
112 EF EXCL 10/289 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 6520 m, 635 m/sec, 15292 t fired, .
Time elapsed: 2162 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 25/1458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 27263 m, 965 m/sec, 36292 t fired, .
85 EF EXCL 10/1443 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 9632 m, 1001 m/sec, 12832 t fired, .
111 EF SRCH 1060/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 991132 m, 762 m/sec, 3698225 t fired, .
112 EF EXCL 15/241 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 9856 m, 667 m/sec, 23722 t fired, .
Time elapsed: 2167 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 30/1458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 32193 m, 986 m/sec, 42884 t fired, .
85 EF EXCL 15/1443 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 14274 m, 928 m/sec, 19023 t fired, .
111 EF SRCH 1065/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 994868 m, 747 m/sec, 3713799 t fired, .
112 EF EXCL 20/241 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 13166 m, 662 m/sec, 32276 t fired, .
Time elapsed: 2172 secs. Pages in use: 14
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GlobalResAllocation-PT-05-ReachabilityCardinality-01: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-02: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-04: AG false tandem / insertion
GlobalResAllocation-PT-05-ReachabilityCardinality-07: INITIAL true preprocessing
GlobalResAllocation-PT-05-ReachabilityCardinality-08: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-09: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-10: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-11: EF true findpath
GlobalResAllocation-PT-05-ReachabilityCardinality-12: EF false state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-13: AG true state equation
GlobalResAllocation-PT-05-ReachabilityCardinality-14: AG false tandem / relaxed
GlobalResAllocation-PT-05-ReachabilityCardinality-15: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GlobalResAllocation-PT-05-ReachabilityCardinality-00: EF 0 1 0 0 4 0 1 0
GlobalResAllocation-PT-05-ReachabilityCardinality-03: AG 0 1 1 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-05: AG 0 0 2 0 4 0 0 0
GlobalResAllocation-PT-05-ReachabilityCardinality-06: AG 0 1 1 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF EXCL 35/1458 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-06 36742 m, 909 m/sec, 48976 t fired, .
85 EF EXCL 20/1443 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-03 19128 m, 970 m/sec, 25479 t fired, .
111 EF SRCH 1070/2493 4/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 998582 m, 742 m/sec, 3729613 t fired, .
112 EF EXCL 25/241 1/5 GlobalResAllocation-PT-05-ReachabilityCardinality-05 16557 m, 678 m/sec, 41470 t fired, .
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-05"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is GlobalResAllocation-PT-05, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r199-smll-167840345700230"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-05.tgz
mv GlobalResAllocation-PT-05 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;