fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r198-smll-167840345100474
Last Updated
May 14, 2023

About the Execution of LoLA for HirschbergSinclair-PT-35

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2208.808 1083066.00 1076347.00 2916.70 TT?FFTF?FFTT???? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r198-smll-167840345100474.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is HirschbergSinclair-PT-35, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r198-smll-167840345100474
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 12K Feb 26 02:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 26 02:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Feb 26 02:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 02:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 16:15 LTLCardinality.txt
-rw-r--r-- 1 mcc users 32K Feb 25 16:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Feb 26 02:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 141K Feb 26 02:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.8K Feb 26 02:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 02:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 16:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 544K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-00
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-01
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-02
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-03
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-04
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-05
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-06
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-07
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-08
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-09
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-10
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-11
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-12
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-13
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-14
FORMULA_NAME HirschbergSinclair-PT-35-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678637035829

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=HirschbergSinclair-PT-35
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT HirschbergSinclair-PT-35
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA HirschbergSinclair-PT-35-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA HirschbergSinclair-PT-35-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678638118895

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 48 (type EXCL) for 47 HirschbergSinclair-PT-35-CTLFireability-13
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type FNDP) for 0 HirschbergSinclair-PT-35-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 0 HirschbergSinclair-PT-35-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 0 HirschbergSinclair-PT-35-CTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 59 (type SRCH) for HirschbergSinclair-PT-35-CTLFireability-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-57.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 57 (type EQUN) for HirschbergSinclair-PT-35-CTLFireability-00
lola: result : false
lola: CANCELED task # 56 (type FNDP) for HirschbergSinclair-PT-35-CTLFireability-00 (obsolete)
lola: FINISHED task # 56 (type FNDP) for HirschbergSinclair-PT-35-CTLFireability-00
lola: result : unknown
lola: fired transitions : 91502
lola: tried executions : 1374
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 4/211 2/32 HirschbergSinclair-PT-35-CTLFireability-13 195293 m, 39058 m/sec, 878317 t fired, .

Time elapsed: 8 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 9/211 3/32 HirschbergSinclair-PT-35-CTLFireability-13 436003 m, 48142 m/sec, 2146287 t fired, .

Time elapsed: 13 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 14/211 4/32 HirschbergSinclair-PT-35-CTLFireability-13 666887 m, 46176 m/sec, 3396484 t fired, .

Time elapsed: 18 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 19/211 5/32 HirschbergSinclair-PT-35-CTLFireability-13 879051 m, 42432 m/sec, 4656845 t fired, .

Time elapsed: 23 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 24/211 6/32 HirschbergSinclair-PT-35-CTLFireability-13 1074428 m, 39075 m/sec, 5909949 t fired, .

Time elapsed: 28 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 29/211 7/32 HirschbergSinclair-PT-35-CTLFireability-13 1281884 m, 41491 m/sec, 7144351 t fired, .

Time elapsed: 33 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 34/211 9/32 HirschbergSinclair-PT-35-CTLFireability-13 1487455 m, 41114 m/sec, 8382094 t fired, .

Time elapsed: 38 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 39/211 10/32 HirschbergSinclair-PT-35-CTLFireability-13 1679056 m, 38320 m/sec, 9611188 t fired, .

Time elapsed: 43 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 44/211 11/32 HirschbergSinclair-PT-35-CTLFireability-13 1892380 m, 42664 m/sec, 10843145 t fired, .

Time elapsed: 48 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 49/211 12/32 HirschbergSinclair-PT-35-CTLFireability-13 2094849 m, 40493 m/sec, 12092527 t fired, .

Time elapsed: 53 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 54/211 13/32 HirschbergSinclair-PT-35-CTLFireability-13 2288384 m, 38707 m/sec, 13328982 t fired, .

Time elapsed: 58 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 59/211 14/32 HirschbergSinclair-PT-35-CTLFireability-13 2481446 m, 38612 m/sec, 14573602 t fired, .

Time elapsed: 63 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 64/211 15/32 HirschbergSinclair-PT-35-CTLFireability-13 2656097 m, 34930 m/sec, 15825647 t fired, .

Time elapsed: 68 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 69/211 15/32 HirschbergSinclair-PT-35-CTLFireability-13 2824525 m, 33685 m/sec, 17064290 t fired, .

Time elapsed: 73 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 74/211 16/32 HirschbergSinclair-PT-35-CTLFireability-13 3003845 m, 35864 m/sec, 18290613 t fired, .

Time elapsed: 78 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 79/211 17/32 HirschbergSinclair-PT-35-CTLFireability-13 3182055 m, 35642 m/sec, 19513545 t fired, .

Time elapsed: 83 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 84/211 18/32 HirschbergSinclair-PT-35-CTLFireability-13 3346117 m, 32812 m/sec, 20730642 t fired, .

Time elapsed: 88 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 89/211 19/32 HirschbergSinclair-PT-35-CTLFireability-13 3516602 m, 34097 m/sec, 21938505 t fired, .

Time elapsed: 93 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 94/211 20/32 HirschbergSinclair-PT-35-CTLFireability-13 3739235 m, 44526 m/sec, 23165681 t fired, .

Time elapsed: 98 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 99/211 21/32 HirschbergSinclair-PT-35-CTLFireability-13 3935640 m, 39281 m/sec, 24383388 t fired, .

Time elapsed: 103 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 104/211 21/32 HirschbergSinclair-PT-35-CTLFireability-13 4129977 m, 38867 m/sec, 25597011 t fired, .

Time elapsed: 108 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 109/211 22/32 HirschbergSinclair-PT-35-CTLFireability-13 4318291 m, 37662 m/sec, 26834539 t fired, .

Time elapsed: 113 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 114/211 23/32 HirschbergSinclair-PT-35-CTLFireability-13 4488399 m, 34021 m/sec, 28062264 t fired, .

Time elapsed: 118 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 119/211 24/32 HirschbergSinclair-PT-35-CTLFireability-13 4653124 m, 32945 m/sec, 29275299 t fired, .

Time elapsed: 123 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 124/211 24/32 HirschbergSinclair-PT-35-CTLFireability-13 4843764 m, 38128 m/sec, 30482647 t fired, .

Time elapsed: 128 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 129/211 25/32 HirschbergSinclair-PT-35-CTLFireability-13 5016456 m, 34538 m/sec, 31697160 t fired, .

Time elapsed: 133 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 134/211 26/32 HirschbergSinclair-PT-35-CTLFireability-13 5184443 m, 33597 m/sec, 32900341 t fired, .

Time elapsed: 138 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 139/211 27/32 HirschbergSinclair-PT-35-CTLFireability-13 5372824 m, 37676 m/sec, 34122353 t fired, .

Time elapsed: 143 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 144/211 27/32 HirschbergSinclair-PT-35-CTLFireability-13 5550770 m, 35589 m/sec, 35357491 t fired, .

Time elapsed: 148 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 149/211 28/32 HirschbergSinclair-PT-35-CTLFireability-13 5722151 m, 34276 m/sec, 36580289 t fired, .

Time elapsed: 153 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 154/211 29/32 HirschbergSinclair-PT-35-CTLFireability-13 5891676 m, 33905 m/sec, 37802555 t fired, .

Time elapsed: 158 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 159/211 30/32 HirschbergSinclair-PT-35-CTLFireability-13 6054887 m, 32642 m/sec, 39040099 t fired, .

Time elapsed: 163 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 164/211 30/32 HirschbergSinclair-PT-35-CTLFireability-13 6201785 m, 29379 m/sec, 40274614 t fired, .

Time elapsed: 168 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 169/211 31/32 HirschbergSinclair-PT-35-CTLFireability-13 6356514 m, 30945 m/sec, 41504787 t fired, .

Time elapsed: 173 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 174/211 31/32 HirschbergSinclair-PT-35-CTLFireability-13 6519727 m, 32642 m/sec, 42725506 t fired, .

Time elapsed: 178 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 179/211 32/32 HirschbergSinclair-PT-35-CTLFireability-13 6677187 m, 31492 m/sec, 43938481 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 HirschbergSinclair-PT-35-CTLFireability-15
lola: time limit : 213 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/213 2/32 HirschbergSinclair-PT-35-CTLFireability-15 187974 m, 37594 m/sec, 686239 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/213 3/32 HirschbergSinclair-PT-35-CTLFireability-15 366553 m, 35715 m/sec, 1402035 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/213 5/32 HirschbergSinclair-PT-35-CTLFireability-15 556464 m, 37982 m/sec, 2151445 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/213 6/32 HirschbergSinclair-PT-35-CTLFireability-15 732926 m, 35292 m/sec, 2906199 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/213 7/32 HirschbergSinclair-PT-35-CTLFireability-15 871975 m, 27809 m/sec, 3593963 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/213 8/32 HirschbergSinclair-PT-35-CTLFireability-15 1026922 m, 30989 m/sec, 4344242 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 35/213 9/32 HirschbergSinclair-PT-35-CTLFireability-15 1173992 m, 29414 m/sec, 5103972 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 40/213 10/32 HirschbergSinclair-PT-35-CTLFireability-15 1335136 m, 32228 m/sec, 5851745 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 45/213 12/32 HirschbergSinclair-PT-35-CTLFireability-15 1489138 m, 30800 m/sec, 6597782 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 50/213 13/32 HirschbergSinclair-PT-35-CTLFireability-15 1648947 m, 31961 m/sec, 7334575 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 55/213 14/32 HirschbergSinclair-PT-35-CTLFireability-15 1804382 m, 31087 m/sec, 8081044 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 60/213 15/32 HirschbergSinclair-PT-35-CTLFireability-15 1971458 m, 33415 m/sec, 8828919 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 65/213 16/32 HirschbergSinclair-PT-35-CTLFireability-15 2127082 m, 31124 m/sec, 9581855 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 70/213 18/32 HirschbergSinclair-PT-35-CTLFireability-15 2290146 m, 32612 m/sec, 10311513 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 75/213 19/32 HirschbergSinclair-PT-35-CTLFireability-15 2453474 m, 32665 m/sec, 11065999 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 80/213 20/32 HirschbergSinclair-PT-35-CTLFireability-15 2612668 m, 31838 m/sec, 11814777 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 85/213 21/32 HirschbergSinclair-PT-35-CTLFireability-15 2767757 m, 31017 m/sec, 12565459 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 90/213 22/32 HirschbergSinclair-PT-35-CTLFireability-15 2926030 m, 31654 m/sec, 13310507 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 95/213 23/32 HirschbergSinclair-PT-35-CTLFireability-15 3078130 m, 30420 m/sec, 14059912 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 100/213 25/32 HirschbergSinclair-PT-35-CTLFireability-15 3260094 m, 36392 m/sec, 14811614 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 105/213 26/32 HirschbergSinclair-PT-35-CTLFireability-15 3413615 m, 30704 m/sec, 15565100 t fired, .

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 110/213 27/32 HirschbergSinclair-PT-35-CTLFireability-15 3571613 m, 31599 m/sec, 16306808 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 115/213 28/32 HirschbergSinclair-PT-35-CTLFireability-15 3737418 m, 33161 m/sec, 17047865 t fired, .

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 120/213 29/32 HirschbergSinclair-PT-35-CTLFireability-15 3898266 m, 32169 m/sec, 17787209 t fired, .

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 125/213 30/32 HirschbergSinclair-PT-35-CTLFireability-15 4056645 m, 31675 m/sec, 18535452 t fired, .

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 130/213 31/32 HirschbergSinclair-PT-35-CTLFireability-15 4211960 m, 31063 m/sec, 19279792 t fired, .

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 135/213 32/32 HirschbergSinclair-PT-35-CTLFireability-15 4352342 m, 28076 m/sec, 19996243 t fired, .

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 HirschbergSinclair-PT-35-CTLFireability-12
lola: time limit : 218 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/218 3/32 HirschbergSinclair-PT-35-CTLFireability-12 165308 m, 33061 m/sec, 629431 t fired, .

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/218 4/32 HirschbergSinclair-PT-35-CTLFireability-12 319366 m, 30811 m/sec, 1307712 t fired, .

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 15/218 5/32 HirschbergSinclair-PT-35-CTLFireability-12 446205 m, 25367 m/sec, 1926425 t fired, .

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 20/218 7/32 HirschbergSinclair-PT-35-CTLFireability-12 597231 m, 30205 m/sec, 2604901 t fired, .

Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 25/218 8/32 HirschbergSinclair-PT-35-CTLFireability-12 730689 m, 26691 m/sec, 3278138 t fired, .

Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 30/218 9/32 HirschbergSinclair-PT-35-CTLFireability-12 859680 m, 25798 m/sec, 3945845 t fired, .

Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 35/218 10/32 HirschbergSinclair-PT-35-CTLFireability-12 985360 m, 25136 m/sec, 4622531 t fired, .

Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 40/218 11/32 HirschbergSinclair-PT-35-CTLFireability-12 1090621 m, 21052 m/sec, 5310830 t fired, .

Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 45/218 12/32 HirschbergSinclair-PT-35-CTLFireability-12 1212588 m, 24393 m/sec, 5985682 t fired, .

Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 50/218 13/32 HirschbergSinclair-PT-35-CTLFireability-12 1337301 m, 24942 m/sec, 6649379 t fired, .

Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 55/218 15/32 HirschbergSinclair-PT-35-CTLFireability-12 1485296 m, 29599 m/sec, 7316698 t fired, .

Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 60/218 17/32 HirschbergSinclair-PT-35-CTLFireability-12 1595673 m, 22075 m/sec, 7930375 t fired, .

Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 65/218 18/32 HirschbergSinclair-PT-35-CTLFireability-12 1733307 m, 27526 m/sec, 8591977 t fired, .

Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 70/218 19/32 HirschbergSinclair-PT-35-CTLFireability-12 1851356 m, 23609 m/sec, 9265992 t fired, .

Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 75/218 20/32 HirschbergSinclair-PT-35-CTLFireability-12 1963168 m, 22362 m/sec, 9888040 t fired, .

Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 80/218 21/32 HirschbergSinclair-PT-35-CTLFireability-12 2071272 m, 21620 m/sec, 10565223 t fired, .

Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 85/218 22/32 HirschbergSinclair-PT-35-CTLFireability-12 2180016 m, 21748 m/sec, 11231577 t fired, .

Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 90/218 23/32 HirschbergSinclair-PT-35-CTLFireability-12 2296948 m, 23386 m/sec, 11916876 t fired, .

Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 95/218 25/32 HirschbergSinclair-PT-35-CTLFireability-12 2439897 m, 28589 m/sec, 12593265 t fired, .

Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 100/218 27/32 HirschbergSinclair-PT-35-CTLFireability-12 2570099 m, 26040 m/sec, 13260776 t fired, .

Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 105/218 28/32 HirschbergSinclair-PT-35-CTLFireability-12 2704061 m, 26792 m/sec, 13924074 t fired, .

Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 110/218 29/32 HirschbergSinclair-PT-35-CTLFireability-12 2820300 m, 23247 m/sec, 14604993 t fired, .

Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 115/218 30/32 HirschbergSinclair-PT-35-CTLFireability-12 2939878 m, 23915 m/sec, 15258714 t fired, .

Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 120/218 31/32 HirschbergSinclair-PT-35-CTLFireability-12 3045960 m, 21216 m/sec, 15945630 t fired, .

Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 125/218 32/32 HirschbergSinclair-PT-35-CTLFireability-12 3172794 m, 25366 m/sec, 16611613 t fired, .

Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 HirschbergSinclair-PT-35-CTLFireability-11
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-11
lola: result : true
lola: markings : 606
lola: fired transitions : 606
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 HirschbergSinclair-PT-35-CTLFireability-10
lola: time limit : 241 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-10
lola: result : true
lola: markings : 704
lola: fired transitions : 1408
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 HirschbergSinclair-PT-35-CTLFireability-08
lola: time limit : 261 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-08
lola: result : false
lola: markings : 888
lola: fired transitions : 1772
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 HirschbergSinclair-PT-35-CTLFireability-07
lola: time limit : 285 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/285 2/32 HirschbergSinclair-PT-35-CTLFireability-07 103293 m, 20658 m/sec, 629464 t fired, .

Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/285 3/32 HirschbergSinclair-PT-35-CTLFireability-07 204805 m, 20302 m/sec, 1304628 t fired, .

Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/285 4/32 HirschbergSinclair-PT-35-CTLFireability-07 290147 m, 17068 m/sec, 1974411 t fired, .

Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/285 5/32 HirschbergSinclair-PT-35-CTLFireability-07 404223 m, 22815 m/sec, 2653016 t fired, .

Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/285 6/32 HirschbergSinclair-PT-35-CTLFireability-07 474538 m, 14063 m/sec, 3295054 t fired, .

Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/285 7/32 HirschbergSinclair-PT-35-CTLFireability-07 575123 m, 20117 m/sec, 3973245 t fired, .

Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 35/285 8/32 HirschbergSinclair-PT-35-CTLFireability-07 634391 m, 11853 m/sec, 4600971 t fired, .

Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 40/285 8/32 HirschbergSinclair-PT-35-CTLFireability-07 710849 m, 15291 m/sec, 5270041 t fired, .

Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 45/285 9/32 HirschbergSinclair-PT-35-CTLFireability-07 814207 m, 20671 m/sec, 5956934 t fired, .

Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 50/285 10/32 HirschbergSinclair-PT-35-CTLFireability-07 913864 m, 19931 m/sec, 6632654 t fired, .

Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 55/285 11/32 HirschbergSinclair-PT-35-CTLFireability-07 998234 m, 16874 m/sec, 7289547 t fired, .

Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 60/285 12/32 HirschbergSinclair-PT-35-CTLFireability-07 1079406 m, 16234 m/sec, 7949011 t fired, .

Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 65/285 12/32 HirschbergSinclair-PT-35-CTLFireability-07 1157139 m, 15546 m/sec, 8610098 t fired, .

Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 70/285 13/32 HirschbergSinclair-PT-35-CTLFireability-07 1246070 m, 17786 m/sec, 9292793 t fired, .

Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 75/285 14/32 HirschbergSinclair-PT-35-CTLFireability-07 1358084 m, 22402 m/sec, 9947542 t fired, .

Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 80/285 14/32 HirschbergSinclair-PT-35-CTLFireability-07 1380553 m, 4493 m/sec, 10613165 t fired, .

Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 85/285 15/32 HirschbergSinclair-PT-35-CTLFireability-07 1459732 m, 15835 m/sec, 11285825 t fired, .

Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 90/285 16/32 HirschbergSinclair-PT-35-CTLFireability-07 1566573 m, 21368 m/sec, 11934977 t fired, .

Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 95/285 16/32 HirschbergSinclair-PT-35-CTLFireability-07 1594303 m, 5546 m/sec, 12599278 t fired, .

Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 100/285 17/32 HirschbergSinclair-PT-35-CTLFireability-07 1691062 m, 19351 m/sec, 13249075 t fired, .

Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 105/285 17/32 HirschbergSinclair-PT-35-CTLFireability-07 1761431 m, 14073 m/sec, 13926728 t fired, .

Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 110/285 18/32 HirschbergSinclair-PT-35-CTLFireability-07 1858913 m, 19496 m/sec, 14595581 t fired, .

Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 115/285 18/32 HirschbergSinclair-PT-35-CTLFireability-07 1895929 m, 7403 m/sec, 15235761 t fired, .

Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 120/285 19/32 HirschbergSinclair-PT-35-CTLFireability-07 1971784 m, 15171 m/sec, 15913279 t fired, .

Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 125/285 20/32 HirschbergSinclair-PT-35-CTLFireability-07 2068513 m, 19345 m/sec, 16576652 t fired, .

Time elapsed: 583 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 130/285 20/32 HirschbergSinclair-PT-35-CTLFireability-07 2104678 m, 7233 m/sec, 17214827 t fired, .

Time elapsed: 588 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 135/285 21/32 HirschbergSinclair-PT-35-CTLFireability-07 2181705 m, 15405 m/sec, 17885881 t fired, .

Time elapsed: 593 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 140/285 22/32 HirschbergSinclair-PT-35-CTLFireability-07 2281383 m, 19935 m/sec, 18561084 t fired, .

Time elapsed: 598 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 145/285 22/32 HirschbergSinclair-PT-35-CTLFireability-07 2371299 m, 17983 m/sec, 19234713 t fired, .

Time elapsed: 603 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 150/285 23/32 HirschbergSinclair-PT-35-CTLFireability-07 2461198 m, 17979 m/sec, 19913470 t fired, .

Time elapsed: 608 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 155/285 24/32 HirschbergSinclair-PT-35-CTLFireability-07 2547503 m, 17261 m/sec, 20592348 t fired, .

Time elapsed: 613 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 160/285 24/32 HirschbergSinclair-PT-35-CTLFireability-07 2640564 m, 18612 m/sec, 21256737 t fired, .

Time elapsed: 618 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 165/285 25/32 HirschbergSinclair-PT-35-CTLFireability-07 2745398 m, 20966 m/sec, 21929461 t fired, .

Time elapsed: 623 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 170/285 26/32 HirschbergSinclair-PT-35-CTLFireability-07 2810624 m, 13045 m/sec, 22604348 t fired, .

Time elapsed: 628 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 175/285 26/32 HirschbergSinclair-PT-35-CTLFireability-07 2892315 m, 16338 m/sec, 23260259 t fired, .

Time elapsed: 633 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 180/285 27/32 HirschbergSinclair-PT-35-CTLFireability-07 2969780 m, 15493 m/sec, 23928833 t fired, .

Time elapsed: 638 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 185/285 28/32 HirschbergSinclair-PT-35-CTLFireability-07 3053637 m, 16771 m/sec, 24614464 t fired, .

Time elapsed: 643 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 190/285 29/32 HirschbergSinclair-PT-35-CTLFireability-07 3149500 m, 19172 m/sec, 25257134 t fired, .

Time elapsed: 648 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 195/285 29/32 HirschbergSinclair-PT-35-CTLFireability-07 3185575 m, 7215 m/sec, 25928396 t fired, .

Time elapsed: 653 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 200/285 30/32 HirschbergSinclair-PT-35-CTLFireability-07 3263671 m, 15619 m/sec, 26609085 t fired, .

Time elapsed: 658 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 205/285 30/32 HirschbergSinclair-PT-35-CTLFireability-07 3357901 m, 18846 m/sec, 27249264 t fired, .

Time elapsed: 663 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 210/285 31/32 HirschbergSinclair-PT-35-CTLFireability-07 3395533 m, 7526 m/sec, 27918733 t fired, .

Time elapsed: 668 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 215/285 31/32 HirschbergSinclair-PT-35-CTLFireability-07 3482370 m, 17367 m/sec, 28567681 t fired, .

Time elapsed: 673 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 220/285 32/32 HirschbergSinclair-PT-35-CTLFireability-07 3560411 m, 15608 m/sec, 29247301 t fired, .

Time elapsed: 678 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 30 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 683 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 HirschbergSinclair-PT-35-CTLFireability-06
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-06
lola: result : false
lola: markings : 1109
lola: fired transitions : 2449
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 HirschbergSinclair-PT-35-CTLFireability-05
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-05
lola: result : true
lola: markings : 1592
lola: fired transitions : 5243
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 HirschbergSinclair-PT-35-CTLFireability-04
lola: time limit : 364 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-04
lola: result : false
lola: markings : 7493
lola: fired transitions : 9258
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 17 HirschbergSinclair-PT-35-CTLFireability-03
lola: time limit : 416 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-03
lola: result : false
lola: markings : 895
lola: fired transitions : 1778
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 HirschbergSinclair-PT-35-CTLFireability-02
lola: time limit : 486 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/486 3/32 HirschbergSinclair-PT-35-CTLFireability-02 143148 m, 28629 m/sec, 626619 t fired, .

Time elapsed: 688 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/486 4/32 HirschbergSinclair-PT-35-CTLFireability-02 279354 m, 27241 m/sec, 1305381 t fired, .

Time elapsed: 693 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/486 5/32 HirschbergSinclair-PT-35-CTLFireability-02 400232 m, 24175 m/sec, 1975412 t fired, .

Time elapsed: 698 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/486 6/32 HirschbergSinclair-PT-35-CTLFireability-02 516628 m, 23279 m/sec, 2634824 t fired, .

Time elapsed: 703 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/486 7/32 HirschbergSinclair-PT-35-CTLFireability-02 643474 m, 25369 m/sec, 3295193 t fired, .

Time elapsed: 708 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/486 8/32 HirschbergSinclair-PT-35-CTLFireability-02 759931 m, 23291 m/sec, 3947394 t fired, .

Time elapsed: 713 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/486 9/32 HirschbergSinclair-PT-35-CTLFireability-02 875100 m, 23033 m/sec, 4594717 t fired, .

Time elapsed: 718 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/486 10/32 HirschbergSinclair-PT-35-CTLFireability-02 980352 m, 21050 m/sec, 5238246 t fired, .

Time elapsed: 723 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/486 11/32 HirschbergSinclair-PT-35-CTLFireability-02 1081017 m, 20133 m/sec, 5902221 t fired, .

Time elapsed: 728 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/486 12/32 HirschbergSinclair-PT-35-CTLFireability-02 1177463 m, 19289 m/sec, 6536849 t fired, .

Time elapsed: 733 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 55/486 12/32 HirschbergSinclair-PT-35-CTLFireability-02 1276718 m, 19851 m/sec, 7194283 t fired, .

Time elapsed: 738 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 60/486 13/32 HirschbergSinclair-PT-35-CTLFireability-02 1377895 m, 20235 m/sec, 7844664 t fired, .

Time elapsed: 743 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 65/486 14/32 HirschbergSinclair-PT-35-CTLFireability-02 1482390 m, 20899 m/sec, 8512236 t fired, .

Time elapsed: 748 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 70/486 16/32 HirschbergSinclair-PT-35-CTLFireability-02 1615068 m, 26535 m/sec, 9186347 t fired, .

Time elapsed: 753 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 75/486 18/32 HirschbergSinclair-PT-35-CTLFireability-02 1737027 m, 24391 m/sec, 9851781 t fired, .

Time elapsed: 758 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 80/486 19/32 HirschbergSinclair-PT-35-CTLFireability-02 1856109 m, 23816 m/sec, 10499962 t fired, .

Time elapsed: 763 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 85/486 20/32 HirschbergSinclair-PT-35-CTLFireability-02 1961402 m, 21058 m/sec, 11134045 t fired, .

Time elapsed: 768 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 90/486 21/32 HirschbergSinclair-PT-35-CTLFireability-02 2063358 m, 20391 m/sec, 11794507 t fired, .

Time elapsed: 773 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 95/486 22/32 HirschbergSinclair-PT-35-CTLFireability-02 2161660 m, 19660 m/sec, 12424369 t fired, .

Time elapsed: 778 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 100/486 23/32 HirschbergSinclair-PT-35-CTLFireability-02 2263189 m, 20305 m/sec, 13086426 t fired, .

Time elapsed: 783 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 105/486 24/32 HirschbergSinclair-PT-35-CTLFireability-02 2363930 m, 20148 m/sec, 13742127 t fired, .

Time elapsed: 788 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 110/486 25/32 HirschbergSinclair-PT-35-CTLFireability-02 2468912 m, 20996 m/sec, 14417344 t fired, .

Time elapsed: 793 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 115/486 26/32 HirschbergSinclair-PT-35-CTLFireability-02 2563554 m, 18928 m/sec, 15089852 t fired, .

Time elapsed: 798 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 120/486 26/32 HirschbergSinclair-PT-35-CTLFireability-02 2651909 m, 17671 m/sec, 15772768 t fired, .

Time elapsed: 803 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 125/486 28/32 HirschbergSinclair-PT-35-CTLFireability-02 2768721 m, 23362 m/sec, 16444855 t fired, .

Time elapsed: 808 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 130/486 29/32 HirschbergSinclair-PT-35-CTLFireability-02 2889434 m, 24142 m/sec, 17119938 t fired, .

Time elapsed: 813 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 135/486 31/32 HirschbergSinclair-PT-35-CTLFireability-02 3007913 m, 23695 m/sec, 17791001 t fired, .

Time elapsed: 818 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 140/486 32/32 HirschbergSinclair-PT-35-CTLFireability-02 3123721 m, 23161 m/sec, 18459076 t fired, .

Time elapsed: 823 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 15 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 2 0 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 828 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 12 (type EXCL) for 11 HirschbergSinclair-PT-35-CTLFireability-01
lola: time limit : 554 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-01
lola: result : true
lola: markings : 506
lola: fired transitions : 508
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 0 HirschbergSinclair-PT-35-CTLFireability-00
lola: time limit : 693 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/693 3/32 HirschbergSinclair-PT-35-CTLFireability-00 189400 m, 37880 m/sec, 647052 t fired, .

Time elapsed: 833 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/693 4/32 HirschbergSinclair-PT-35-CTLFireability-00 345808 m, 31281 m/sec, 1309966 t fired, .

Time elapsed: 838 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/693 6/32 HirschbergSinclair-PT-35-CTLFireability-00 502788 m, 31396 m/sec, 1972154 t fired, .

Time elapsed: 843 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/693 7/32 HirschbergSinclair-PT-35-CTLFireability-00 649716 m, 29385 m/sec, 2630936 t fired, .

Time elapsed: 848 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/693 9/32 HirschbergSinclair-PT-35-CTLFireability-00 780736 m, 26204 m/sec, 3268046 t fired, .

Time elapsed: 853 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/693 10/32 HirschbergSinclair-PT-35-CTLFireability-00 916789 m, 27210 m/sec, 3921535 t fired, .

Time elapsed: 858 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/693 10/32 HirschbergSinclair-PT-35-CTLFireability-00 1034469 m, 23536 m/sec, 4574269 t fired, .

Time elapsed: 863 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/693 11/32 HirschbergSinclair-PT-35-CTLFireability-00 1148476 m, 22801 m/sec, 5200826 t fired, .

Time elapsed: 868 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/693 12/32 HirschbergSinclair-PT-35-CTLFireability-00 1269302 m, 24165 m/sec, 5883476 t fired, .

Time elapsed: 873 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/693 14/32 HirschbergSinclair-PT-35-CTLFireability-00 1429827 m, 32105 m/sec, 6549280 t fired, .

Time elapsed: 878 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/693 16/32 HirschbergSinclair-PT-35-CTLFireability-00 1574162 m, 28867 m/sec, 7202851 t fired, .

Time elapsed: 883 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/693 18/32 HirschbergSinclair-PT-35-CTLFireability-00 1716716 m, 28510 m/sec, 7859447 t fired, .

Time elapsed: 888 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/693 19/32 HirschbergSinclair-PT-35-CTLFireability-00 1837500 m, 24156 m/sec, 8508913 t fired, .

Time elapsed: 893 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/693 20/32 HirschbergSinclair-PT-35-CTLFireability-00 1953337 m, 23167 m/sec, 9140126 t fired, .

Time elapsed: 898 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/693 21/32 HirschbergSinclair-PT-35-CTLFireability-00 2072559 m, 23844 m/sec, 9803160 t fired, .

Time elapsed: 903 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/693 22/32 HirschbergSinclair-PT-35-CTLFireability-00 2195921 m, 24672 m/sec, 10468526 t fired, .

Time elapsed: 908 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 85/693 24/32 HirschbergSinclair-PT-35-CTLFireability-00 2334533 m, 27722 m/sec, 11147083 t fired, .

Time elapsed: 913 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 90/693 26/32 HirschbergSinclair-PT-35-CTLFireability-00 2482275 m, 29548 m/sec, 11817888 t fired, .

Time elapsed: 918 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 95/693 27/32 HirschbergSinclair-PT-35-CTLFireability-00 2626756 m, 28896 m/sec, 12485923 t fired, .

Time elapsed: 923 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 100/693 28/32 HirschbergSinclair-PT-35-CTLFireability-00 2751413 m, 24931 m/sec, 13133465 t fired, .

Time elapsed: 928 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 105/693 30/32 HirschbergSinclair-PT-35-CTLFireability-00 2872338 m, 24185 m/sec, 13805671 t fired, .

Time elapsed: 933 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 110/693 31/32 HirschbergSinclair-PT-35-CTLFireability-00 2991079 m, 23748 m/sec, 14461754 t fired, .

Time elapsed: 938 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 1 0 6 0 0 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 115/693 32/32 HirschbergSinclair-PT-35-CTLFireability-00 3111199 m, 24024 m/sec, 15116543 t fired, .

Time elapsed: 943 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-00: DISJ 0 1 0 0 6 0 1 1
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 948 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 3 (type EXCL) for 0 HirschbergSinclair-PT-35-CTLFireability-00
lola: time limit : 884 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-00
lola: result : true
lola: markings : 205
lola: fired transitions : 204
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 HirschbergSinclair-PT-35-CTLFireability-14
lola: time limit : 1326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/1326 2/32 HirschbergSinclair-PT-35-CTLFireability-14 340134 m, 68026 m/sec, 1364153 t fired, .

Time elapsed: 953 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/1326 4/32 HirschbergSinclair-PT-35-CTLFireability-14 638146 m, 59602 m/sec, 2713175 t fired, .

Time elapsed: 958 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/1326 5/32 HirschbergSinclair-PT-35-CTLFireability-14 928327 m, 58036 m/sec, 4051035 t fired, .

Time elapsed: 963 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/1326 6/32 HirschbergSinclair-PT-35-CTLFireability-14 1195658 m, 53466 m/sec, 5387093 t fired, .

Time elapsed: 968 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/1326 8/32 HirschbergSinclair-PT-35-CTLFireability-14 1493222 m, 59512 m/sec, 6747902 t fired, .

Time elapsed: 973 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/1326 9/32 HirschbergSinclair-PT-35-CTLFireability-14 1762702 m, 53896 m/sec, 8112954 t fired, .

Time elapsed: 978 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/1326 10/32 HirschbergSinclair-PT-35-CTLFireability-14 2029542 m, 53368 m/sec, 9454195 t fired, .

Time elapsed: 983 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/1326 11/32 HirschbergSinclair-PT-35-CTLFireability-14 2273563 m, 48804 m/sec, 10780645 t fired, .

Time elapsed: 988 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/1326 13/32 HirschbergSinclair-PT-35-CTLFireability-14 2558465 m, 56980 m/sec, 12131957 t fired, .

Time elapsed: 993 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/1326 14/32 HirschbergSinclair-PT-35-CTLFireability-14 2838028 m, 55912 m/sec, 13501171 t fired, .

Time elapsed: 998 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/1326 15/32 HirschbergSinclair-PT-35-CTLFireability-14 3104503 m, 53295 m/sec, 14840142 t fired, .

Time elapsed: 1003 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 60/1326 16/32 HirschbergSinclair-PT-35-CTLFireability-14 3357763 m, 50652 m/sec, 16169360 t fired, .

Time elapsed: 1008 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 65/1326 17/32 HirschbergSinclair-PT-35-CTLFireability-14 3608503 m, 50148 m/sec, 17502088 t fired, .

Time elapsed: 1013 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 70/1326 19/32 HirschbergSinclair-PT-35-CTLFireability-14 3868378 m, 51975 m/sec, 18847928 t fired, .

Time elapsed: 1018 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 75/1326 20/32 HirschbergSinclair-PT-35-CTLFireability-14 4106800 m, 47684 m/sec, 20180350 t fired, .

Time elapsed: 1023 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 80/1326 21/32 HirschbergSinclair-PT-35-CTLFireability-14 4344996 m, 47639 m/sec, 21496883 t fired, .

Time elapsed: 1028 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 85/1326 22/32 HirschbergSinclair-PT-35-CTLFireability-14 4566995 m, 44399 m/sec, 22807936 t fired, .

Time elapsed: 1033 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 90/1326 23/32 HirschbergSinclair-PT-35-CTLFireability-14 4825832 m, 51767 m/sec, 24127248 t fired, .

Time elapsed: 1038 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 95/1326 24/32 HirschbergSinclair-PT-35-CTLFireability-14 5105246 m, 55882 m/sec, 25455231 t fired, .

Time elapsed: 1043 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 100/1326 25/32 HirschbergSinclair-PT-35-CTLFireability-14 5371133 m, 53177 m/sec, 26789558 t fired, .

Time elapsed: 1048 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 105/1326 27/32 HirschbergSinclair-PT-35-CTLFireability-14 5625425 m, 50858 m/sec, 28111157 t fired, .

Time elapsed: 1053 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 110/1326 28/32 HirschbergSinclair-PT-35-CTLFireability-14 5861816 m, 47278 m/sec, 29422907 t fired, .

Time elapsed: 1058 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 115/1326 29/32 HirschbergSinclair-PT-35-CTLFireability-14 6124853 m, 52607 m/sec, 30754359 t fired, .

Time elapsed: 1063 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 120/1326 30/32 HirschbergSinclair-PT-35-CTLFireability-14 6368903 m, 48810 m/sec, 32079972 t fired, .

Time elapsed: 1068 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 125/1326 31/32 HirschbergSinclair-PT-35-CTLFireability-14 6606784 m, 47576 m/sec, 33391761 t fired, .

Time elapsed: 1073 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 130/1326 32/32 HirschbergSinclair-PT-35-CTLFireability-14 6834790 m, 45601 m/sec, 34694819 t fired, .

Time elapsed: 1078 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
HirschbergSinclair-PT-35-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
HirschbergSinclair-PT-35-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
HirschbergSinclair-PT-35-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1083 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 HirschbergSinclair-PT-35-CTLFireability-09
lola: time limit : 2517 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for HirschbergSinclair-PT-35-CTLFireability-09
lola: result : false
lola: markings : 466
lola: fired transitions : 469
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
HirschbergSinclair-PT-35-CTLFireability-00: DISJ true state space /EXEF
HirschbergSinclair-PT-35-CTLFireability-01: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-02: CTL unknown AGGR
HirschbergSinclair-PT-35-CTLFireability-03: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-04: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-05: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-06: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-07: CTL unknown AGGR
HirschbergSinclair-PT-35-CTLFireability-08: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-09: CTL false CTL model checker
HirschbergSinclair-PT-35-CTLFireability-10: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-11: CTL true CTL model checker
HirschbergSinclair-PT-35-CTLFireability-12: CTL unknown AGGR
HirschbergSinclair-PT-35-CTLFireability-13: CTL unknown AGGR
HirschbergSinclair-PT-35-CTLFireability-14: CTL unknown AGGR
HirschbergSinclair-PT-35-CTLFireability-15: CTL unknown AGGR


Time elapsed: 1083 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="HirschbergSinclair-PT-35"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is HirschbergSinclair-PT-35, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r198-smll-167840345100474"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/HirschbergSinclair-PT-35.tgz
mv HirschbergSinclair-PT-35 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;