fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r190-tall-167838875500293
Last Updated
May 14, 2023

About the Execution of 2022-gold for FamilyReunion-COL-L12000M1200C600P600G300

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16227.487 911857.00 919955.00 2721.30 ???????F?????F?F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r190-tall-167838875500293.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool gold2022
Input is FamilyReunion-COL-L12000M1200C600P600G300, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r190-tall-167838875500293
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 9.2K Feb 26 11:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 106K Feb 26 11:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Feb 26 11:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 11:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 24 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 930K Mar 5 18:22 model.pnml
-rw-r--r-- 1 mcc users 8.4K Feb 26 11:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 26 11:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 11:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Feb 26 11:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:06 UpperBounds.xml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-00
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-01
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-02
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-03
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-04
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-05
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-06
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-07
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-08
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-09
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-10
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-11
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-12
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-13
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-14
FORMULA_NAME FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1678641091328

gold2022
Got BK_BIN_PATH=/home/mcc/BenchKit/bin/
---> gold2022 --- TAPAAL v5
Setting MODEL_PATH=.
Setting VERIFYPN=/home/mcc/BenchKit/bin/verifypn
Got BK_TIME_CONFINEMENT=3600
Setting TEMPDIR=/home/mcc/BenchKit/bin/tmp
Got BK_MEMORY_CONFINEMENT=16384
Limiting to 16265216 kB
Total timeout: 3590
Time left: 3590

**********************************************
* TAPAAL verifying ReachabilityCardinality *
**********************************************
TEMPDIR=/home/mcc/BenchKit/bin/tmp
QF=/home/mcc/BenchKit/bin/tmp/tmp.uqniXibLUC
MF=/home/mcc/BenchKit/bin/tmp/tmp.ZUlKbx5Iyd
Time left: 3590
---------------------------------------------------
Step -1: Stripping Colors
---------------------------------------------------
Verifying stripped models (16 in total)
/home/mcc/BenchKit/bin/verifypn -n -c -q 718 -l 29 -d 299 -z 4 -x 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16 ./model.pnml ./ReachabilityCardinality.xml
Solution found by stripping colors (step -1) for query index 7
Solution found by stripping colors (step -1) for query index 13
Solution found by stripping colors (step -1) for query index 15

Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-00 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-02 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-05 is satisfied.

Query is MAYBE satisfied.


FORMULA FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 7 was solved

Query is NOT satisfied.

Solved using CPN Approximation



Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-08 is satisfied.

Query is MAYBE satisfied.


FORMULA FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 13 was solved

Query is NOT satisfied.

Solved using CPN Approximation



FORMULA FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION QUERY_REDUCTION SAT_SMT LP_APPROX CPN_APPROX
Query index 15 was solved

Query is NOT satisfied.

Solved using CPN Approximation



Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-12 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-04 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-09 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-11 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-06 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-01 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-14 is satisfied.

Query is MAYBE satisfied.


Unable to decide if FamilyReunion-COL-L12000M1200C600P600G300-ReachabilityCardinality-03 is satisfied.

Query is MAYBE satisfied.
Time left: 2872
---------------------------------------------------
Step 0: Parallel Simplification
---------------------------------------------------
Doing parallel simplification (13 in total)
Total simplification timout is 718 -- reduction timeout is 299
timeout 2872 /home/mcc/BenchKit/bin/verifypn -n -q 718 -l 29 -d 299 -z 4 -s OverApprox --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.uqniXibLUC --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.ZUlKbx5Iyd -x 1,2,3,4,5,6,7,9,10,11,12,13,15 ./model.pnml ./ReachabilityCardinality.xml

No simplified files created. Constructing non simplified files.
Time left: 2774
/home/mcc/BenchKit/bin/verifypn -n -q 0 -d 0 -z 4 --binary-query-io 2 --write-simplified /home/mcc/BenchKit/bin/tmp/tmp.uqniXibLUC --write-reduced /home/mcc/BenchKit/bin/tmp/tmp.ZUlKbx5Iyd -x 1,2,3,4,5,6,7,9,10,11,12,13,15 ./model.pnml ./ReachabilityCardinality.xml

Time left: 2678

Model file after phase 0 is empty (CPN unfolding failed), exiting ...
terminated-with-cleanup

BK_STOP 1678642003185

--------------------
content from stderr:

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L12000M1200C600P600G300"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2022"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool gold2022"
echo " Input is FamilyReunion-COL-L12000M1200C600P600G300, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r190-tall-167838875500293"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L12000M1200C600P600G300.tgz
mv FamilyReunion-COL-L12000M1200C600P600G300 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;