Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r169-tall-167838856000506.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is FlexibleBarrier-PT-12a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r169-tall-167838856000506
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 624K
-rw-r--r-- 1 mcc users 7.2K Feb 25 13:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 25 13:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 12:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 12:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 13:24 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Feb 25 13:24 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 13:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Feb 25 13:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 128K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-12a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678557943946

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FlexibleBarrier-PT-12a
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-11 18:05:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 18:05:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 18:05:45] [INFO ] Load time of PNML (sax parser for PT used): 62 ms
[2023-03-11 18:05:45] [INFO ] Transformed 147 places.
[2023-03-11 18:05:45] [INFO ] Transformed 448 transitions.
[2023-03-11 18:05:45] [INFO ] Found NUPN structural information;
[2023-03-11 18:05:45] [INFO ] Parsed PT model containing 147 places and 448 transitions and 2045 arcs in 130 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 1 formulas.
Ensure Unique test removed 122 transitions
Reduce redundant transitions removed 122 transitions.
FORMULA FlexibleBarrier-PT-12a-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 71 out of 147 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 326/326 transitions.
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 0 with 12 rules applied. Total rules applied 12 place count 147 transition count 314
Applied a total of 12 rules in 19 ms. Remains 147 /147 variables (removed 0) and now considering 314/326 (removed 12) transitions.
// Phase 1: matrix 314 rows 147 cols
[2023-03-11 18:05:45] [INFO ] Computed 14 place invariants in 16 ms
[2023-03-11 18:05:45] [INFO ] Implicit Places using invariants in 197 ms returned []
[2023-03-11 18:05:45] [INFO ] Invariant cache hit.
[2023-03-11 18:05:45] [INFO ] State equation strengthened by 193 read => feed constraints.
[2023-03-11 18:05:45] [INFO ] Implicit Places using invariants and state equation in 183 ms returned []
Implicit Place search using SMT with State Equation took 404 ms to find 0 implicit places.
[2023-03-11 18:05:45] [INFO ] Invariant cache hit.
[2023-03-11 18:05:46] [INFO ] Dead Transitions using invariants and state equation in 165 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 147/147 places, 314/326 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 589 ms. Remains : 147/147 places, 314/326 transitions.
Support contains 71 out of 147 places after structural reductions.
[2023-03-11 18:05:46] [INFO ] Flatten gal took : 41 ms
[2023-03-11 18:05:46] [INFO ] Flatten gal took : 18 ms
[2023-03-11 18:05:46] [INFO ] Input system was already deterministic with 314 transitions.
Support contains 70 out of 147 places (down from 71) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 358 ms. (steps per millisecond=27 ) properties (out of 94) seen :90
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 3) seen :1
Running SMT prover for 2 properties.
[2023-03-11 18:05:47] [INFO ] Invariant cache hit.
[2023-03-11 18:05:47] [INFO ] [Real]Absence check using 14 positive place invariants in 3 ms returned sat
[2023-03-11 18:05:47] [INFO ] After 159ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:1
[2023-03-11 18:05:47] [INFO ] [Nat]Absence check using 14 positive place invariants in 4 ms returned sat
[2023-03-11 18:05:47] [INFO ] After 60ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :1
[2023-03-11 18:05:47] [INFO ] State equation strengthened by 193 read => feed constraints.
[2023-03-11 18:05:47] [INFO ] After 19ms SMT Verify possible using 193 Read/Feed constraints in natural domain returned unsat :1 sat :1
[2023-03-11 18:05:47] [INFO ] After 42ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-03-11 18:05:47] [INFO ] After 176ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
Fused 2 Parikh solutions to 1 different solutions.
Finished Parikh walk after 33 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=16 )
Parikh walk visited 1 properties in 2 ms.
Successfully simplified 1 atomic propositions for a total of 15 simplifications.
[2023-03-11 18:05:47] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 15 ms
FORMULA FlexibleBarrier-PT-12a-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 16 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 314 transitions.
Computed a total of 3 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 6 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 13 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 14 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Graph (trivial) has 118 edges and 147 vertex of which 36 / 147 are part of one of the 12 SCC in 2 ms
Free SCC test removed 24 places
Ensure Unique test removed 79 transitions
Reduce isomorphic transitions removed 79 transitions.
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 0 with 24 rules applied. Total rules applied 25 place count 111 transition count 223
Drop transitions removed 66 transitions
Redundant transition composition rules discarded 66 transitions
Iterating global reduction 0 with 66 rules applied. Total rules applied 91 place count 111 transition count 157
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 92 place count 111 transition count 157
Applied a total of 92 rules in 39 ms. Remains 111 /147 variables (removed 36) and now considering 157/314 (removed 157) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 111/147 places, 157/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 6 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 5 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 157 transitions.
Finished random walk after 28 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=14 )
FORMULA FlexibleBarrier-PT-12a-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Graph (trivial) has 93 edges and 147 vertex of which 15 / 147 are part of one of the 5 SCC in 1 ms
Free SCC test removed 10 places
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 0 with 18 rules applied. Total rules applied 19 place count 128 transition count 285
Drop transitions removed 70 transitions
Redundant transition composition rules discarded 70 transitions
Iterating global reduction 0 with 70 rules applied. Total rules applied 89 place count 128 transition count 215
Partial Post-agglomeration rule applied 8 times.
Drop transitions removed 8 transitions
Iterating global reduction 0 with 8 rules applied. Total rules applied 97 place count 128 transition count 215
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 100 place count 125 transition count 212
Iterating global reduction 0 with 3 rules applied. Total rules applied 103 place count 125 transition count 212
Applied a total of 103 rules in 38 ms. Remains 125 /147 variables (removed 22) and now considering 212/314 (removed 102) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 125/147 places, 212/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 7 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 212 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 12 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 12 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 10 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 10 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 9 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 10 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 9 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 9 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 9 ms
[2023-03-11 18:05:47] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 1 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 9 ms
[2023-03-11 18:05:47] [INFO ] Flatten gal took : 9 ms
[2023-03-11 18:05:48] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:48] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 9 ms
[2023-03-11 18:05:48] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Graph (trivial) has 80 edges and 147 vertex of which 3 / 147 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 7 place count 142 transition count 309
Drop transitions removed 11 transitions
Redundant transition composition rules discarded 11 transitions
Iterating global reduction 0 with 11 rules applied. Total rules applied 18 place count 142 transition count 298
Partial Post-agglomeration rule applied 9 times.
Drop transitions removed 9 transitions
Iterating global reduction 0 with 9 rules applied. Total rules applied 27 place count 142 transition count 298
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 36 place count 133 transition count 289
Iterating global reduction 0 with 9 rules applied. Total rules applied 45 place count 133 transition count 289
Applied a total of 45 rules in 39 ms. Remains 133 /147 variables (removed 14) and now considering 289/314 (removed 25) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 133/147 places, 289/314 transitions.
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 7 ms
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:48] [INFO ] Input system was already deterministic with 289 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 2 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 7 ms
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:48] [INFO ] Input system was already deterministic with 314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 147/147 places, 314/314 transitions.
Applied a total of 0 rules in 1 ms. Remains 147 /147 variables (removed 0) and now considering 314/314 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 147/147 places, 314/314 transitions.
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 7 ms
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 7 ms
[2023-03-11 18:05:48] [INFO ] Input system was already deterministic with 314 transitions.
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 12 ms
[2023-03-11 18:05:48] [INFO ] Flatten gal took : 8 ms
[2023-03-11 18:05:48] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-11 18:05:48] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 147 places, 314 transitions and 1269 arcs took 3 ms.
Total runtime 2962 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/458/ctl_0_ --ctl=/tmp/458/ctl_1_ --ctl=/tmp/458/ctl_2_ --ctl=/tmp/458/ctl_3_ --ctl=/tmp/458/ctl_4_ --ctl=/tmp/458/ctl_5_ --ctl=/tmp/458/ctl_6_ --ctl=/tmp/458/ctl_7_ --ctl=/tmp/458/ctl_8_ --ctl=/tmp/458/ctl_9_ --ctl=/tmp/458/ctl_10_ --ctl=/tmp/458/ctl_11_ --ctl=/tmp/458/ctl_12_ --mu-par --mu-opt
FORMULA FlexibleBarrier-PT-12a-CTLFireability-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-02 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-07 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-08 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-09 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-10 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-13 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-14 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA FlexibleBarrier-PT-12a-CTLFireability-15 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1678558072568

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-00
ctl formula formula --ctl=/tmp/458/ctl_0_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-02
ctl formula formula --ctl=/tmp/458/ctl_1_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-03
ctl formula formula --ctl=/tmp/458/ctl_2_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-04
ctl formula formula --ctl=/tmp/458/ctl_3_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-05
ctl formula formula --ctl=/tmp/458/ctl_4_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-06
ctl formula formula --ctl=/tmp/458/ctl_5_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-07
ctl formula formula --ctl=/tmp/458/ctl_6_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-08
ctl formula formula --ctl=/tmp/458/ctl_7_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-09
ctl formula formula --ctl=/tmp/458/ctl_8_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-10
ctl formula formula --ctl=/tmp/458/ctl_9_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-13
ctl formula formula --ctl=/tmp/458/ctl_10_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-14
ctl formula formula --ctl=/tmp/458/ctl_11_
ctl formula name FlexibleBarrier-PT-12a-CTLFireability-15
ctl formula formula --ctl=/tmp/458/ctl_12_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 147 places, 314 transitions and 1269 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 314->235 groups
pnml2lts-sym: Regrouping took 0.050 real 0.050 user 0.000 sys
pnml2lts-sym: state vector length is 147; there are 235 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 53072 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.840 real 3.320 user 0.040 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.020 real 0.040 user 0.000 sys
pnml2lts-sym: state space has 8916100448257 states, 35461 nodes
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/458/ctl_12_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_11_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_0_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_2_ holds for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/458/ctl_1_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_10_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_3_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_9_ holds for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/458/ctl_8_ holds for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_5_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_7_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_4_ holds for the initial state
pnml2lts-sym: Formula /tmp/458/ctl_6_ holds for the initial state
pnml2lts-sym: group_next: 2610 nodes total
pnml2lts-sym: group_explored: 1952 nodes, 5333 short vectors total
pnml2lts-sym: max token count: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-12a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is FlexibleBarrier-PT-12a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r169-tall-167838856000506"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-12a.tgz
mv FlexibleBarrier-PT-12a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;