Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r168-tall-167838854400353.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsmin
Input is FamilyReunion-COL-L01200M0120C060P060G030, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r168-tall-167838854400353
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 612K
-rw-r--r-- 1 mcc users 7.3K Feb 26 11:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 11:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 11:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 26 11:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 11:55 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 11:55 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 11:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 11:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 24 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 211K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-00
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-01
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-02
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-03
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-04
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-05
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-06
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-07
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-08
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-09
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-10
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-11
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-12
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-13
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-14
FORMULA_NAME FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678496762801

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsmin
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FamilyReunion-COL-L01200M0120C060P060G030
Not applying reductions.
Model is COL
CTLCardinality PT
[2023-03-11 01:06:06] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLCardinality, --reduce-single, STATESPACE]
[2023-03-11 01:06:06] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-11 01:06:06] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-11 01:06:06] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-11 01:06:07] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 504 ms
[2023-03-11 01:06:07] [INFO ] Detected 5 constant HL places corresponding to 306 PT places.
[2023-03-11 01:06:07] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 4614109 PT places and 4406530.0 transition bindings in 90 ms.
Parsed 16 properties from file ./CTLCardinality.xml in 17 ms.
[2023-03-11 01:06:16] [INFO ] Unfolded HLPN to a Petri net with 4614109 places and 4405329 transitions 12628637 arcs in 8880 ms.
[2023-03-11 01:06:16] [INFO ] Unfolded 16 HLPN properties in 116 ms.
Initial state reduction rules removed 3 formulas.
Reduce places removed 1201 places and 0 transitions.
[2023-03-11 01:06:54] [INFO ] Export to MCC of 16 properties in file ./CTLCardinality.STATESPACE.xml took 928 ms.
[2023-03-11 01:07:13] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 4612908 places, 4405329 transitions and 12628637 arcs took 19595 ms.
Total runtime 67085 ms.
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/462/ctl_0_ --ctl=/tmp/462/ctl_1_ --ctl=/tmp/462/ctl_2_ --ctl=/tmp/462/ctl_3_ --ctl=/tmp/462/ctl_4_ --ctl=/tmp/462/ctl_5_ --ctl=/tmp/462/ctl_6_ --ctl=/tmp/462/ctl_7_ --ctl=/tmp/462/ctl_8_ --ctl=/tmp/462/ctl_9_ --ctl=/tmp/462/ctl_10_ --ctl=/tmp/462/ctl_11_ --ctl=/tmp/462/ctl_12_ --ctl=/tmp/462/ctl_13_ --ctl=/tmp/462/ctl_14_ --ctl=/tmp/462/ctl_15_ --mu-par --mu-opt
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-00
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-01
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-02
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-03
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-04
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-05
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-06
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-07
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-08
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-09
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-10
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-11
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-12
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-13
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-14
Could not compute solution for formula : FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-15

BK_STOP 1678497039856

--------------------
content from stderr:

mcc2023
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-00
ctl formula formula --ctl=/tmp/462/ctl_0_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-01
ctl formula formula --ctl=/tmp/462/ctl_1_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-02
ctl formula formula --ctl=/tmp/462/ctl_2_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-03
ctl formula formula --ctl=/tmp/462/ctl_3_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-04
ctl formula formula --ctl=/tmp/462/ctl_4_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-05
ctl formula formula --ctl=/tmp/462/ctl_5_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-06
ctl formula formula --ctl=/tmp/462/ctl_6_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-07
ctl formula formula --ctl=/tmp/462/ctl_7_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-08
ctl formula formula --ctl=/tmp/462/ctl_8_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-09
ctl formula formula --ctl=/tmp/462/ctl_9_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-10
ctl formula formula --ctl=/tmp/462/ctl_10_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-11
ctl formula formula --ctl=/tmp/462/ctl_11_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-12
ctl formula formula --ctl=/tmp/462/ctl_12_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-13
ctl formula formula --ctl=/tmp/462/ctl_13_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-14
ctl formula formula --ctl=/tmp/462/ctl_14_
ctl formula name FamilyReunion-COL-L01200M0120C060P060G030-CTLCardinality-15
ctl formula formula --ctl=/tmp/462/ctl_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L01200M0120C060P060G030"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="ltsmin"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsmin"
echo " Input is FamilyReunion-COL-L01200M0120C060P060G030, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r168-tall-167838854400353"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L01200M0120C060P060G030.tgz
mv FamilyReunion-COL-L01200M0120C060P060G030 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;