About the Execution of LoLa+red for GPPP-PT-C0100N0000000100
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
691.231 | 54785.00 | 52785.00 | 573.80 | FTTF?TFT?TTTTTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838853700850.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is GPPP-PT-C0100N0000000100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838853700850
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 6.8K Feb 26 10:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 26 10:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 26 10:41 CTLFireability.txt
-rw-r--r-- 1 mcc users 30K Feb 26 10:41 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Feb 26 10:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 10:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 26 10:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1 Mar 5 18:22 large_marking
-rw-r--r-- 1 mcc users 21K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-00
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-01
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-02
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-03
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-04
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-05
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-06
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-07
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-08
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-09
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-10
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-11
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-12
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-13
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-14
FORMULA_NAME GPPP-PT-C0100N0000000100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678532313826
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GPPP-PT-C0100N0000000100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 10:58:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 10:58:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 10:58:35] [INFO ] Load time of PNML (sax parser for PT used): 25 ms
[2023-03-11 10:58:35] [INFO ] Transformed 33 places.
[2023-03-11 10:58:35] [INFO ] Transformed 22 transitions.
[2023-03-11 10:58:35] [INFO ] Parsed PT model containing 33 places and 22 transitions and 83 arcs in 84 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 8 ms.
Initial state reduction rules removed 2 formulas.
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 30 out of 33 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 9 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 10:58:35] [INFO ] Computed 12 place invariants in 11 ms
[2023-03-11 10:58:35] [INFO ] Dead Transitions using invariants and state equation in 228 ms found 0 transitions.
[2023-03-11 10:58:35] [INFO ] Invariant cache hit.
[2023-03-11 10:58:35] [INFO ] Implicit Places using invariants in 31 ms returned []
[2023-03-11 10:58:35] [INFO ] Invariant cache hit.
[2023-03-11 10:58:35] [INFO ] Implicit Places using invariants and state equation in 38 ms returned []
Implicit Place search using SMT with State Equation took 71 ms to find 0 implicit places.
[2023-03-11 10:58:35] [INFO ] Invariant cache hit.
[2023-03-11 10:58:35] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 367 ms. Remains : 33/33 places, 22/22 transitions.
Support contains 30 out of 33 places after structural reductions.
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 17 ms
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 6 ms
[2023-03-11 10:58:36] [INFO ] Input system was already deterministic with 22 transitions.
Incomplete random walk after 10047 steps, including 3 resets, run finished after 62 ms. (steps per millisecond=162 ) properties (out of 21) seen :17
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 85 ms. (steps per millisecond=117 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-11 10:58:36] [INFO ] Invariant cache hit.
[2023-03-11 10:58:36] [INFO ] [Real]Absence check using 6 positive place invariants in 2 ms returned sat
[2023-03-11 10:58:36] [INFO ] [Real]Absence check using 6 positive and 6 generalized place invariants in 2 ms returned sat
[2023-03-11 10:58:36] [INFO ] After 59ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:1
[2023-03-11 10:58:36] [INFO ] [Nat]Absence check using 6 positive place invariants in 11 ms returned sat
[2023-03-11 10:58:36] [INFO ] [Nat]Absence check using 6 positive and 6 generalized place invariants in 140 ms returned sat
[2023-03-11 10:58:36] [INFO ] After 221ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :0
Fused 3 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 3 atomic propositions for a total of 14 simplifications.
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 4 ms
[2023-03-11 10:58:36] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 4 ms
[2023-03-11 10:58:36] [INFO ] Input system was already deterministic with 22 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:36] [INFO ] Invariant cache hit.
[2023-03-11 10:58:36] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 10:58:36] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:36] [INFO ] Invariant cache hit.
[2023-03-11 10:58:36] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:36] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:36] [INFO ] Invariant cache hit.
[2023-03-11 10:58:36] [INFO ] Dead Transitions using invariants and state equation in 31 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 10:58:36] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:36] [INFO ] Invariant cache hit.
[2023-03-11 10:58:36] [INFO ] Dead Transitions using invariants and state equation in 41 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:36] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 33 transition count 21
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 32 transition count 21
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 2 place count 32 transition count 20
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 4 place count 31 transition count 20
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 7 place count 29 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 10 place count 27 transition count 18
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 12 place count 26 transition count 17
Applied a total of 12 rules in 11 ms. Remains 26 /33 variables (removed 7) and now considering 17/22 (removed 5) transitions.
// Phase 1: matrix 17 rows 26 cols
[2023-03-11 10:58:36] [INFO ] Computed 10 place invariants in 2 ms
[2023-03-11 10:58:36] [INFO ] Dead Transitions using invariants and state equation in 35 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 46 ms. Remains : 26/33 places, 17/22 transitions.
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 3 ms
[2023-03-11 10:58:36] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 17 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 10:58:37] [INFO ] Computed 12 place invariants in 1 ms
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 40 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 3 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:37] [INFO ] Invariant cache hit.
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 86 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 87 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 3 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:37] [INFO ] Invariant cache hit.
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 66 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 66 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 1 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:37] [INFO ] Invariant cache hit.
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 1 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 1 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 33 transition count 21
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 32 transition count 21
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 2 place count 32 transition count 20
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 4 place count 31 transition count 20
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 7 place count 29 transition count 19
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 10 place count 27 transition count 18
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 12 place count 26 transition count 17
Applied a total of 12 rules in 5 ms. Remains 26 /33 variables (removed 7) and now considering 17/22 (removed 5) transitions.
// Phase 1: matrix 17 rows 26 cols
[2023-03-11 10:58:37] [INFO ] Computed 10 place invariants in 2 ms
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 45 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 50 ms. Remains : 26/33 places, 17/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 1 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 1 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 17 transitions.
Finished random walk after 1006 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1006 )
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
// Phase 1: matrix 22 rows 33 cols
[2023-03-11 10:58:37] [INFO ] Computed 12 place invariants in 1 ms
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 51 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 53 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 0 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:37] [INFO ] Invariant cache hit.
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 29 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 33/33 places, 22/22 transitions.
Applied a total of 0 rules in 1 ms. Remains 33 /33 variables (removed 0) and now considering 22/22 (removed 0) transitions.
[2023-03-11 10:58:37] [INFO ] Invariant cache hit.
[2023-03-11 10:58:37] [INFO ] Dead Transitions using invariants and state equation in 126 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 129 ms. Remains : 33/33 places, 22/22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 1 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Input system was already deterministic with 22 transitions.
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 2 ms
[2023-03-11 10:58:37] [INFO ] Flatten gal took : 1 ms
[2023-03-11 10:58:37] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-11 10:58:37] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 33 places, 22 transitions and 83 arcs took 0 ms.
Total runtime 2405 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT GPPP-PT-C0100N0000000100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/362
CTLFireability
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678532368611
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/362/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/362/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/362/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 14 (type EXCL) for 13 GPPP-PT-C0100N0000000100-CTLFireability-03
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 14 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-03
lola: result : false
lola: markings : 2416
lola: fired transitions : 4833
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 GPPP-PT-C0100N0000000100-CTLFireability-14
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 54 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 GPPP-PT-C0100N0000000100-CTLFireability-09
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type FNDP) for 35 GPPP-PT-C0100N0000000100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 35 GPPP-PT-C0100N0000000100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 35 GPPP-PT-C0100N0000000100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for GPPP-PT-C0100N0000000100-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 33 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-09
lola: result : true
lola: markings : 2404
lola: fired transitions : 2405
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 46 GPPP-PT-C0100N0000000100-CTLFireability-13
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type FNDP) for GPPP-PT-C0100N0000000100-CTLFireability-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 58 (type EQUN) for GPPP-PT-C0100N0000000100-CTLFireability-12 (obsolete)
lola: FINISHED task # 58 (type EQUN) for GPPP-PT-C0100N0000000100-CTLFireability-12
lola: result : unknown
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 49 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-13
lola: result : true
lola: markings : 2503
lola: fired transitions : 2906
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 46 GPPP-PT-C0100N0000000100-CTLFireability-13
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 35 GPPP-PT-C0100N0000000100-CTLFireability-12
lola: time limit : 360 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 GPPP-PT-C0100N0000000100-CTLFireability-08
lola: time limit : 400 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/400 8/32 GPPP-PT-C0100N0000000100-CTLFireability-08 1687398 m, 337479 m/sec, 8563639 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/400 14/32 GPPP-PT-C0100N0000000100-CTLFireability-08 3205248 m, 303570 m/sec, 16936297 t fired, .
Time elapsed: 10 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/400 19/32 GPPP-PT-C0100N0000000100-CTLFireability-08 4555925 m, 270135 m/sec, 25002146 t fired, .
Time elapsed: 15 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/400 25/32 GPPP-PT-C0100N0000000100-CTLFireability-08 5902385 m, 269292 m/sec, 33276933 t fired, .
Time elapsed: 20 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/400 31/32 GPPP-PT-C0100N0000000100-CTLFireability-08 7347054 m, 288933 m/sec, 41546972 t fired, .
Time elapsed: 25 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 30 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 27 (type EXCL) for 26 GPPP-PT-C0100N0000000100-CTLFireability-07
lola: time limit : 446 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-07
lola: result : true
lola: markings : 2398
lola: fired transitions : 2399
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 19 GPPP-PT-C0100N0000000100-CTLFireability-06
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-06
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 19 GPPP-PT-C0100N0000000100-CTLFireability-06
lola: time limit : 595 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-06
lola: result : false
lola: markings : 2597
lola: fired transitions : 7185
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 GPPP-PT-C0100N0000000100-CTLFireability-02
lola: time limit : 714 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-02
lola: result : true
lola: markings : 3904
lola: fired transitions : 10314
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 GPPP-PT-C0100N0000000100-CTLFireability-01
lola: time limit : 892 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-01
lola: result : true
lola: markings : 2793
lola: fired transitions : 2793
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0100N0000000100-CTLFireability-00
lola: time limit : 1785 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-00
lola: result : false
lola: markings : 2898
lola: fired transitions : 2929
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 16 GPPP-PT-C0100N0000000100-CTLFireability-04
lola: time limit : 3570 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 5/3570 11/32 GPPP-PT-C0100N0000000100-CTLFireability-04 2814270 m, 562854 m/sec, 10523545 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 10/3570 20/32 GPPP-PT-C0100N0000000100-CTLFireability-04 5170438 m, 471233 m/sec, 20496184 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 AGEF EXCL 15/3570 29/32 GPPP-PT-C0100N0000000100-CTLFireability-04 7490804 m, 464073 m/sec, 30366432 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 56 (type EXCL) for GPPP-PT-C0100N0000000100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: Portfolio finished: no open tasks 12
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000000100-CTLFireability-00: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-01: DISJ true state space /EXEG
GPPP-PT-C0100N0000000100-CTLFireability-02: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-03: CTL false CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-04: EFAG unknown AGGR
GPPP-PT-C0100N0000000100-CTLFireability-06: DISJ false DISJ
GPPP-PT-C0100N0000000100-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-08: CTL unknown AGGR
GPPP-PT-C0100N0000000100-CTLFireability-09: CTL true CTL model checker
GPPP-PT-C0100N0000000100-CTLFireability-12: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-13: CONJ true CONJ
GPPP-PT-C0100N0000000100-CTLFireability-14: CTL true CTL model checker
Time elapsed: 50 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0100N0000000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is GPPP-PT-C0100N0000000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838853700850"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0100N0000000100.tgz
mv GPPP-PT-C0100N0000000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;