Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838853000417.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FamilyReunion-PT-L00100M0010C005P005G002, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838853000417
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 42M
-rw-r--r-- 1 mcc users 290K Feb 26 13:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 1.8M Feb 26 13:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 1.1M Feb 26 12:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 3.7M Feb 26 12:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 170K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 700K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 327K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 869K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.3M Feb 26 15:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 7.3M Feb 26 15:07 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.7M Feb 26 14:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 5.8M Feb 26 14:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 27K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 81K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 24 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 17M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-05
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-06
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678475713346

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FamilyReunion-PT-L00100M0010C005P005G002
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 19:15:14] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 19:15:14] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 19:15:15] [INFO ] Load time of PNML (sax parser for PT used): 725 ms
[2023-03-10 19:15:15] [INFO ] Transformed 40605 places.
[2023-03-10 19:15:15] [INFO ] Transformed 36871 transitions.
[2023-03-10 19:15:15] [INFO ] Parsed PT model containing 40605 places and 36871 transitions and 112728 arcs in 967 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 4809 ms.
Reduce places removed 31 places and 0 transitions.
Support contains 17849 out of 40574 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40574/40574 places, 36871/36871 transitions.
Reduce places removed 121 places and 0 transitions.
Discarding 5542 places :
Implicit places reduction removed 5542 places
Iterating post reduction 0 with 5663 rules applied. Total rules applied 5663 place count 34911 transition count 36871
Applied a total of 5663 rules in 1403 ms. Remains 34911 /40574 variables (removed 5663) and now considering 36871/36871 (removed 0) transitions.
// Phase 1: matrix 36871 rows 34911 cols
[2023-03-10 19:15:24] [INFO ] Computed 3152 place invariants in 1870 ms
[2023-03-10 19:15:27] [INFO ] Implicit Places using invariants in 5229 ms returned []
Implicit Place search using SMT only with invariants took 5255 ms to find 0 implicit places.
[2023-03-10 19:15:27] [INFO ] Invariant cache hit.
[2023-03-10 19:15:30] [INFO ] Dead Transitions using invariants and state equation in 3032 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 34911/40574 places, 36871/36871 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9704 ms. Remains : 34911/40574 places, 36871/36871 transitions.
Support contains 17849 out of 34911 places after structural reductions.
[2023-03-10 19:15:32] [INFO ] Flatten gal took : 1254 ms
[2023-03-10 19:15:33] [INFO ] Flatten gal took : 950 ms
[2023-03-10 19:15:36] [INFO ] Input system was already deterministic with 36871 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1571 ms. (steps per millisecond=6 ) properties (out of 66) seen :22
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=27 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :0
Running SMT prover for 44 properties.
[2023-03-10 19:15:38] [INFO ] Invariant cache hit.
[2023-03-10 19:16:01] [INFO ] [Real]Absence check using 202 positive place invariants in 467 ms returned sat
[2023-03-10 19:16:03] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 19:16:03] [INFO ] [Real]Absence check using 202 positive and 2950 generalized place invariants in 2223 ms returned unknown
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 19:16:03] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 19:16:03] [INFO ] After 25143ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 44 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 8636 out of 34911 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Graph (complete) has 52653 edges and 34911 vertex of which 34692 are kept as prefixes of interest. Removing 219 places using SCC suffix rule.73 ms
Discarding 219 places :
Also discarding 107 output transitions
Drop transitions removed 107 transitions
Discarding 3 places :
Implicit places reduction removed 3 places
Drop transitions removed 7333 transitions
Trivial Post-agglo rules discarded 7333 transitions
Performed 7333 trivial Post agglomeration. Transition count delta: 7333
Iterating post reduction 0 with 7336 rules applied. Total rules applied 7337 place count 34689 transition count 29431
Reduce places removed 7333 places and 0 transitions.
Performed 2328 Post agglomeration using F-continuation condition.Transition count delta: 2328
Iterating post reduction 1 with 9661 rules applied. Total rules applied 16998 place count 27356 transition count 27103
Reduce places removed 2328 places and 0 transitions.
Iterating post reduction 2 with 2328 rules applied. Total rules applied 19326 place count 25028 transition count 27103
Performed 2418 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2418 Pre rules applied. Total rules applied 19326 place count 25028 transition count 24685
Deduced a syphon composed of 2418 places in 20 ms
Ensure Unique test removed 1 places
Reduce places removed 2419 places and 0 transitions.
Iterating global reduction 3 with 4837 rules applied. Total rules applied 24163 place count 22609 transition count 24685
Discarding 604 places :
Implicit places reduction removed 604 places
Iterating post reduction 3 with 604 rules applied. Total rules applied 24767 place count 22005 transition count 24685
Performed 202 Post agglomeration using F-continuation condition.Transition count delta: 202
Deduced a syphon composed of 202 places in 23 ms
Ensure Unique test removed 1 places
Reduce places removed 203 places and 0 transitions.
Iterating global reduction 4 with 405 rules applied. Total rules applied 25172 place count 21802 transition count 24483
Free-agglomeration rule applied 5 times.
Iterating global reduction 4 with 5 rules applied. Total rules applied 25177 place count 21802 transition count 24478
Reduce places removed 5 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 4 with 9 rules applied. Total rules applied 25186 place count 21797 transition count 24474
Free-agglomeration rule (complex) applied 704 times.
Iterating global reduction 5 with 704 rules applied. Total rules applied 25890 place count 21797 transition count 24770
Reduce places removed 704 places and 0 transitions.
Iterating post reduction 5 with 704 rules applied. Total rules applied 26594 place count 21093 transition count 24770
Discarding 500 places :
Symmetric choice reduction at 6 with 500 rule applications. Total rules 27094 place count 20593 transition count 23270
Iterating global reduction 6 with 500 rules applied. Total rules applied 27594 place count 20593 transition count 23270
Partial Free-agglomeration rule applied 10 times.
Drop transitions removed 10 transitions
Iterating global reduction 6 with 10 rules applied. Total rules applied 27604 place count 20593 transition count 23270
Applied a total of 27604 rules in 5585 ms. Remains 20593 /34911 variables (removed 14318) and now considering 23270/36871 (removed 13601) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5586 ms. Remains : 20593/34911 places, 23270/36871 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1329 ms. (steps per millisecond=7 ) properties (out of 44) seen :11
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 33) seen :0
Running SMT prover for 33 properties.
// Phase 1: matrix 23270 rows 20593 cols
[2023-03-10 19:16:11] [INFO ] Computed 2541 place invariants in 770 ms
[2023-03-10 19:16:22] [INFO ] [Real]Absence check using 200 positive place invariants in 329 ms returned sat
[2023-03-10 19:16:24] [INFO ] [Real]Absence check using 200 positive and 2341 generalized place invariants in 1664 ms returned sat
[2023-03-10 19:16:26] [INFO ] After 14289ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:31
[2023-03-10 19:16:35] [INFO ] [Nat]Absence check using 200 positive place invariants in 333 ms returned sat
[2023-03-10 19:16:37] [INFO ] [Nat]Absence check using 200 positive and 2341 generalized place invariants in 1655 ms returned sat
[2023-03-10 19:16:51] [INFO ] After 3142ms SMT Verify possible using state equation in natural domain returned unsat :7 sat :25
[2023-03-10 19:16:51] [INFO ] After 3182ms SMT Verify possible using trap constraints in natural domain returned unsat :7 sat :25
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-10 19:16:51] [INFO ] After 25091ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :25
Fused 33 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6397 out of 20593 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 20593/20593 places, 23270/23270 transitions.
Graph (complete) has 37638 edges and 20593 vertex of which 19308 are kept as prefixes of interest. Removing 1285 places using SCC suffix rule.10 ms
Discarding 1285 places :
Also discarding 1184 output transitions
Drop transitions removed 1184 transitions
Drop transitions removed 302 transitions
Reduce isomorphic transitions removed 302 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 1124 transitions
Trivial Post-agglo rules discarded 1124 transitions
Performed 1124 trivial Post agglomeration. Transition count delta: 1124
Iterating post reduction 0 with 1428 rules applied. Total rules applied 1429 place count 19306 transition count 20660
Reduce places removed 1124 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 1130 rules applied. Total rules applied 2559 place count 18182 transition count 20654
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 2565 place count 18176 transition count 20654
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 5 Pre rules applied. Total rules applied 2565 place count 18176 transition count 20649
Deduced a syphon composed of 5 places in 13 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 2575 place count 18171 transition count 20649
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 3 with 1 rules applied. Total rules applied 2576 place count 18170 transition count 20649
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 2578 place count 18168 transition count 20643
Iterating global reduction 4 with 2 rules applied. Total rules applied 2580 place count 18168 transition count 20643
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 4 with 2 rules applied. Total rules applied 2582 place count 18166 transition count 20643
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 2582 place count 18166 transition count 20641
Deduced a syphon composed of 2 places in 11 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 2586 place count 18164 transition count 20641
Free-agglomeration rule applied 1 times.
Iterating global reduction 5 with 1 rules applied. Total rules applied 2587 place count 18164 transition count 20640
Ensure Unique test removed 1 places
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 2590 place count 18162 transition count 20639
Free-agglomeration rule (complex) applied 1216 times.
Iterating global reduction 6 with 1216 rules applied. Total rules applied 3806 place count 18162 transition count 19423
Ensure Unique test removed 4 places
Reduce places removed 1220 places and 0 transitions.
Iterating post reduction 6 with 1220 rules applied. Total rules applied 5026 place count 16942 transition count 19423
Discarding 3536 places :
Symmetric choice reduction at 7 with 3536 rule applications. Total rules 8562 place count 13406 transition count 15887
Ensure Unique test removed 100 places
Iterating global reduction 7 with 3636 rules applied. Total rules applied 12198 place count 13306 transition count 15887
Ensure Unique test removed 500 transitions
Reduce isomorphic transitions removed 500 transitions.
Discarding 100 places :
Implicit places reduction removed 100 places
Iterating post reduction 7 with 600 rules applied. Total rules applied 12798 place count 13206 transition count 15387
Discarding 6 places :
Symmetric choice reduction at 8 with 6 rule applications. Total rules 12804 place count 13200 transition count 14781
Iterating global reduction 8 with 6 rules applied. Total rules applied 12810 place count 13200 transition count 14781
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 8 with 1 rules applied. Total rules applied 12811 place count 13199 transition count 14781
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 9 with 2 rules applied. Total rules applied 12813 place count 13199 transition count 14781
Applied a total of 12813 rules in 8287 ms. Remains 13199 /20593 variables (removed 7394) and now considering 14781/23270 (removed 8489) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8287 ms. Remains : 13199/20593 places, 14781/23270 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1199 ms. (steps per millisecond=8 ) properties (out of 26) seen :4
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 58 ms. (steps per millisecond=17 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :0
Running SMT prover for 22 properties.
// Phase 1: matrix 14781 rows 13199 cols
[2023-03-10 19:17:01] [INFO ] Computed 2033 place invariants in 571 ms
[2023-03-10 19:17:06] [INFO ] [Real]Absence check using 2 positive place invariants in 14 ms returned sat
[2023-03-10 19:17:08] [INFO ] [Real]Absence check using 2 positive and 2031 generalized place invariants in 1052 ms returned sat
[2023-03-10 19:17:08] [INFO ] After 6444ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:22
[2023-03-10 19:17:12] [INFO ] [Nat]Absence check using 2 positive place invariants in 8 ms returned sat
[2023-03-10 19:17:14] [INFO ] [Nat]Absence check using 2 positive and 2031 generalized place invariants in 1056 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 19:17:33] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 19:17:33] [INFO ] After 25037ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:22
Fused 22 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6391 out of 13199 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 13199/13199 places, 14781/14781 transitions.
Graph (complete) has 26628 edges and 13199 vertex of which 13196 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.6 ms
Discarding 3 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 13196 transition count 14779
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 4 Pre rules applied. Total rules applied 2 place count 13196 transition count 14775
Deduced a syphon composed of 4 places in 8 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 1 with 8 rules applied. Total rules applied 10 place count 13192 transition count 14775
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 1 with 1 rules applied. Total rules applied 11 place count 13191 transition count 14775
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 2 with 2 rules applied. Total rules applied 13 place count 13191 transition count 14773
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 15 place count 13189 transition count 14773
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 16 place count 13188 transition count 14772
Iterating global reduction 3 with 1 rules applied. Total rules applied 17 place count 13188 transition count 14772
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 18 place count 13187 transition count 14671
Iterating global reduction 3 with 1 rules applied. Total rules applied 19 place count 13187 transition count 14671
Applied a total of 19 rules in 5031 ms. Remains 13187 /13199 variables (removed 12) and now considering 14671/14781 (removed 110) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 5031 ms. Remains : 13187/13199 places, 14671/14781 transitions.
Successfully simplified 7 atomic propositions for a total of 16 simplifications.
[2023-03-10 19:17:39] [INFO ] Flatten gal took : 782 ms
[2023-03-10 19:17:40] [INFO ] Flatten gal took : 802 ms
[2023-03-10 19:17:42] [INFO ] Input system was already deterministic with 36871 transitions.
Computed a total of 34911 stabilizing places and 36871 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 34911 transition count 36871
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
FORMULA FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 18 places and 0 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Iterating post reduction 0 with 1142 rules applied. Total rules applied 1142 place count 33769 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1344 place count 33567 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1546 place count 33567 transition count 36467
Applied a total of 1546 rules in 630 ms. Remains 33567 /34911 variables (removed 1344) and now considering 36467/36871 (removed 404) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 633 ms. Remains : 33567/34911 places, 36467/36871 transitions.
[2023-03-10 19:17:44] [INFO ] Flatten gal took : 698 ms
[2023-03-10 19:17:45] [INFO ] Flatten gal took : 801 ms
[2023-03-10 19:17:47] [INFO ] Input system was already deterministic with 36467 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Graph (complete) has 52653 edges and 34911 vertex of which 29623 are kept as prefixes of interest. Removing 5288 places using SCC suffix rule.90 ms
Discarding 5288 places :
Also discarding 6369 output transitions
Drop transitions removed 6369 transitions
Reduce places removed 101 places and 101 transitions.
Discarding 13 places :
Implicit places reduction removed 13 places
Drop transitions removed 13736 transitions
Trivial Post-agglo rules discarded 13736 transitions
Performed 13736 trivial Post agglomeration. Transition count delta: 13736
Iterating post reduction 0 with 13749 rules applied. Total rules applied 13750 place count 29509 transition count 16665
Reduce places removed 13736 places and 0 transitions.
Performed 1111 Post agglomeration using F-continuation condition.Transition count delta: 1111
Iterating post reduction 1 with 14847 rules applied. Total rules applied 28597 place count 15773 transition count 15554
Reduce places removed 1111 places and 0 transitions.
Iterating post reduction 2 with 1111 rules applied. Total rules applied 29708 place count 14662 transition count 15554
Performed 2828 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2828 Pre rules applied. Total rules applied 29708 place count 14662 transition count 12726
Deduced a syphon composed of 2828 places in 64 ms
Ensure Unique test removed 1919 places
Reduce places removed 4747 places and 0 transitions.
Iterating global reduction 3 with 7575 rules applied. Total rules applied 37283 place count 9915 transition count 12726
Discarding 101 places :
Implicit places reduction removed 101 places
Drop transitions removed 606 transitions
Trivial Post-agglo rules discarded 606 transitions
Performed 606 trivial Post agglomeration. Transition count delta: 606
Iterating post reduction 3 with 707 rules applied. Total rules applied 37990 place count 9814 transition count 12120
Reduce places removed 606 places and 0 transitions.
Iterating post reduction 4 with 606 rules applied. Total rules applied 38596 place count 9208 transition count 12120
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 101 Pre rules applied. Total rules applied 38596 place count 9208 transition count 12019
Deduced a syphon composed of 101 places in 4 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 5 with 202 rules applied. Total rules applied 38798 place count 9107 transition count 12019
Discarding 3535 places :
Symmetric choice reduction at 5 with 3535 rule applications. Total rules 42333 place count 5572 transition count 8484
Iterating global reduction 5 with 3535 rules applied. Total rules applied 45868 place count 5572 transition count 8484
Ensure Unique test removed 505 transitions
Reduce isomorphic transitions removed 505 transitions.
Discarding 202 places :
Implicit places reduction removed 202 places
Drop transitions removed 404 transitions
Trivial Post-agglo rules discarded 404 transitions
Performed 404 trivial Post agglomeration. Transition count delta: 404
Iterating post reduction 5 with 1111 rules applied. Total rules applied 46979 place count 5370 transition count 7575
Reduce places removed 404 places and 0 transitions.
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Iterating post reduction 6 with 505 rules applied. Total rules applied 47484 place count 4966 transition count 7474
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 7 with 101 rules applied. Total rules applied 47585 place count 4865 transition count 7474
Performed 202 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 202 Pre rules applied. Total rules applied 47585 place count 4865 transition count 7272
Deduced a syphon composed of 202 places in 2 ms
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 8 with 404 rules applied. Total rules applied 47989 place count 4663 transition count 7272
Discarding 15 places :
Symmetric choice reduction at 8 with 15 rule applications. Total rules 48004 place count 4648 transition count 5757
Iterating global reduction 8 with 15 rules applied. Total rules applied 48019 place count 4648 transition count 5757
Ensure Unique test removed 505 transitions
Reduce isomorphic transitions removed 505 transitions.
Discarding 202 places :
Implicit places reduction removed 202 places
Iterating post reduction 8 with 707 rules applied. Total rules applied 48726 place count 4446 transition count 5252
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 9 with 101 Pre rules applied. Total rules applied 48726 place count 4446 transition count 5151
Deduced a syphon composed of 101 places in 1 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 9 with 202 rules applied. Total rules applied 48928 place count 4345 transition count 5151
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Deduced a syphon composed of 101 places in 1 ms
Ensure Unique test removed 101 places
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 9 with 303 rules applied. Total rules applied 49231 place count 4143 transition count 5050
Applied a total of 49231 rules in 4704 ms. Remains 4143 /34911 variables (removed 30768) and now considering 5050/36871 (removed 31821) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4708 ms. Remains : 4143/34911 places, 5050/36871 transitions.
[2023-03-10 19:17:51] [INFO ] Flatten gal took : 88 ms
[2023-03-10 19:17:52] [INFO ] Flatten gal took : 175 ms
[2023-03-10 19:17:52] [INFO ] Input system was already deterministic with 5050 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 208 places and 0 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Iterating post reduction 0 with 1332 rules applied. Total rules applied 1332 place count 33579 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1534 place count 33377 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1736 place count 33377 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1738 place count 33375 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1740 place count 33375 transition count 36265
Applied a total of 1740 rules in 649 ms. Remains 33375 /34911 variables (removed 1536) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 650 ms. Remains : 33375/34911 places, 36265/36871 transitions.
[2023-03-10 19:17:53] [INFO ] Flatten gal took : 684 ms
[2023-03-10 19:17:54] [INFO ] Flatten gal took : 721 ms
[2023-03-10 19:17:56] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Iterating post reduction 0 with 1344 rules applied. Total rules applied 1344 place count 33567 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1546 place count 33365 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1748 place count 33365 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1750 place count 33363 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1752 place count 33363 transition count 36265
Applied a total of 1752 rules in 717 ms. Remains 33363 /34911 variables (removed 1548) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 717 ms. Remains : 33363/34911 places, 36265/36871 transitions.
[2023-03-10 19:17:57] [INFO ] Flatten gal took : 659 ms
[2023-03-10 19:17:58] [INFO ] Flatten gal took : 771 ms
[2023-03-10 19:17:59] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 214 places and 0 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Iterating post reduction 0 with 1338 rules applied. Total rules applied 1338 place count 33573 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1540 place count 33371 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1742 place count 33371 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1744 place count 33369 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1746 place count 33369 transition count 36265
Applied a total of 1746 rules in 710 ms. Remains 33369 /34911 variables (removed 1542) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 713 ms. Remains : 33369/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:01] [INFO ] Flatten gal took : 747 ms
[2023-03-10 19:18:02] [INFO ] Flatten gal took : 805 ms
[2023-03-10 19:18:04] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Graph (complete) has 52653 edges and 34911 vertex of which 21032 are kept as prefixes of interest. Removing 13879 places using SCC suffix rule.27 ms
Discarding 13879 places :
Also discarding 15156 output transitions
Drop transitions removed 15156 transitions
Reduce places removed 101 places and 101 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Drop transitions removed 15655 transitions
Trivial Post-agglo rules discarded 15655 transitions
Performed 15655 trivial Post agglomeration. Transition count delta: 15655
Iterating post reduction 0 with 16779 rules applied. Total rules applied 16780 place count 19807 transition count 5959
Reduce places removed 15655 places and 0 transitions.
Iterating post reduction 1 with 15655 rules applied. Total rules applied 32435 place count 4152 transition count 5959
Performed 202 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 202 Pre rules applied. Total rules applied 32435 place count 4152 transition count 5757
Deduced a syphon composed of 202 places in 1 ms
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 2 with 404 rules applied. Total rules applied 32839 place count 3950 transition count 5757
Discarding 2020 places :
Symmetric choice reduction at 2 with 2020 rule applications. Total rules 34859 place count 1930 transition count 3737
Iterating global reduction 2 with 2020 rules applied. Total rules applied 36879 place count 1930 transition count 3737
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 101 Pre rules applied. Total rules applied 36879 place count 1930 transition count 3636
Deduced a syphon composed of 101 places in 0 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 2 with 202 rules applied. Total rules applied 37081 place count 1829 transition count 3636
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 37091 place count 1819 transition count 2626
Iterating global reduction 2 with 10 rules applied. Total rules applied 37101 place count 1819 transition count 2626
Discarding 101 places :
Implicit places reduction removed 101 places
Iterating post reduction 2 with 101 rules applied. Total rules applied 37202 place count 1718 transition count 2626
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 101 Pre rules applied. Total rules applied 37202 place count 1718 transition count 2525
Deduced a syphon composed of 101 places in 0 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 3 with 202 rules applied. Total rules applied 37404 place count 1617 transition count 2525
Discarding 1010 places :
Symmetric choice reduction at 3 with 1010 rule applications. Total rules 38414 place count 607 transition count 1515
Iterating global reduction 3 with 1010 rules applied. Total rules applied 39424 place count 607 transition count 1515
Ensure Unique test removed 1010 transitions
Reduce isomorphic transitions removed 1010 transitions.
Iterating post reduction 3 with 1010 rules applied. Total rules applied 40434 place count 607 transition count 505
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 101 Pre rules applied. Total rules applied 40434 place count 607 transition count 404
Deduced a syphon composed of 101 places in 0 ms
Ensure Unique test removed 101 places
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 4 with 303 rules applied. Total rules applied 40737 place count 405 transition count 404
Reduce places removed 101 places and 101 transitions.
Iterating global reduction 4 with 101 rules applied. Total rules applied 40838 place count 304 transition count 303
Applied a total of 40838 rules in 917 ms. Remains 304 /34911 variables (removed 34607) and now considering 303/36871 (removed 36568) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 917 ms. Remains : 304/34911 places, 303/36871 transitions.
[2023-03-10 19:18:05] [INFO ] Flatten gal took : 5 ms
[2023-03-10 19:18:05] [INFO ] Flatten gal took : 5 ms
[2023-03-10 19:18:05] [INFO ] Input system was already deterministic with 303 transitions.
Finished random walk after 102 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=34 )
FORMULA FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Graph (complete) has 52653 edges and 34911 vertex of which 33571 are kept as prefixes of interest. Removing 1340 places using SCC suffix rule.66 ms
Discarding 1340 places :
Also discarding 1521 output transitions
Drop transitions removed 1521 transitions
Reduce places removed 101 places and 101 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Drop transitions removed 15352 transitions
Trivial Post-agglo rules discarded 15352 transitions
Performed 15352 trivial Post agglomeration. Transition count delta: 15352
Iterating post reduction 0 with 16476 rules applied. Total rules applied 16477 place count 32346 transition count 19897
Reduce places removed 15352 places and 0 transitions.
Performed 1212 Post agglomeration using F-continuation condition.Transition count delta: 1212
Iterating post reduction 1 with 16564 rules applied. Total rules applied 33041 place count 16994 transition count 18685
Reduce places removed 1212 places and 0 transitions.
Iterating post reduction 2 with 1212 rules applied. Total rules applied 34253 place count 15782 transition count 18685
Performed 1313 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1313 Pre rules applied. Total rules applied 34253 place count 15782 transition count 17372
Deduced a syphon composed of 1313 places in 9 ms
Ensure Unique test removed 606 places
Reduce places removed 1919 places and 0 transitions.
Iterating global reduction 3 with 3232 rules applied. Total rules applied 37485 place count 13863 transition count 17372
Drop transitions removed 606 transitions
Trivial Post-agglo rules discarded 606 transitions
Performed 606 trivial Post agglomeration. Transition count delta: 606
Iterating post reduction 3 with 606 rules applied. Total rules applied 38091 place count 13863 transition count 16766
Reduce places removed 606 places and 0 transitions.
Iterating post reduction 4 with 606 rules applied. Total rules applied 38697 place count 13257 transition count 16766
Discarding 4747 places :
Symmetric choice reduction at 5 with 4747 rule applications. Total rules 43444 place count 8510 transition count 12019
Iterating global reduction 5 with 4747 rules applied. Total rules applied 48191 place count 8510 transition count 12019
Ensure Unique test removed 505 transitions
Reduce isomorphic transitions removed 505 transitions.
Discarding 202 places :
Implicit places reduction removed 202 places
Drop transitions removed 606 transitions
Trivial Post-agglo rules discarded 606 transitions
Performed 606 trivial Post agglomeration. Transition count delta: 606
Iterating post reduction 5 with 1313 rules applied. Total rules applied 49504 place count 8308 transition count 10908
Reduce places removed 606 places and 0 transitions.
Iterating post reduction 6 with 606 rules applied. Total rules applied 50110 place count 7702 transition count 10908
Performed 202 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 202 Pre rules applied. Total rules applied 50110 place count 7702 transition count 10706
Deduced a syphon composed of 202 places in 4 ms
Reduce places removed 202 places and 0 transitions.
Iterating global reduction 7 with 404 rules applied. Total rules applied 50514 place count 7500 transition count 10706
Discarding 22 places :
Symmetric choice reduction at 7 with 22 rule applications. Total rules 50536 place count 7478 transition count 8484
Iterating global reduction 7 with 22 rules applied. Total rules applied 50558 place count 7478 transition count 8484
Ensure Unique test removed 1010 transitions
Reduce isomorphic transitions removed 1010 transitions.
Discarding 303 places :
Implicit places reduction removed 303 places
Drop transitions removed 202 transitions
Trivial Post-agglo rules discarded 202 transitions
Performed 202 trivial Post agglomeration. Transition count delta: 202
Iterating post reduction 7 with 1515 rules applied. Total rules applied 52073 place count 7175 transition count 7272
Reduce places removed 202 places and 0 transitions.
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Iterating post reduction 8 with 303 rules applied. Total rules applied 52376 place count 6973 transition count 7171
Reduce places removed 101 places and 0 transitions.
Iterating post reduction 9 with 101 rules applied. Total rules applied 52477 place count 6872 transition count 7171
Performed 101 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 101 Pre rules applied. Total rules applied 52477 place count 6872 transition count 7070
Deduced a syphon composed of 101 places in 2 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 10 with 202 rules applied. Total rules applied 52679 place count 6771 transition count 7070
Performed 101 Post agglomeration using F-continuation condition.Transition count delta: 101
Deduced a syphon composed of 101 places in 2 ms
Reduce places removed 101 places and 0 transitions.
Iterating global reduction 10 with 202 rules applied. Total rules applied 52881 place count 6670 transition count 6969
Applied a total of 52881 rules in 5353 ms. Remains 6670 /34911 variables (removed 28241) and now considering 6969/36871 (removed 29902) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5354 ms. Remains : 6670/34911 places, 6969/36871 transitions.
[2023-03-10 19:18:10] [INFO ] Flatten gal took : 123 ms
[2023-03-10 19:18:10] [INFO ] Flatten gal took : 130 ms
[2023-03-10 19:18:11] [INFO ] Input system was already deterministic with 6969 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1122 places :
Implicit places reduction removed 1122 places
Iterating post reduction 0 with 1342 rules applied. Total rules applied 1342 place count 33569 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1544 place count 33367 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1746 place count 33367 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1748 place count 33365 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1750 place count 33365 transition count 36265
Applied a total of 1750 rules in 770 ms. Remains 33365 /34911 variables (removed 1546) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 770 ms. Remains : 33365/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:12] [INFO ] Flatten gal took : 659 ms
[2023-03-10 19:18:13] [INFO ] Flatten gal took : 714 ms
[2023-03-10 19:18:14] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1120 places :
Implicit places reduction removed 1120 places
Iterating post reduction 0 with 1340 rules applied. Total rules applied 1340 place count 33571 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1542 place count 33369 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1744 place count 33369 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1746 place count 33367 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1748 place count 33367 transition count 36265
Applied a total of 1748 rules in 772 ms. Remains 33367 /34911 variables (removed 1544) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 773 ms. Remains : 33367/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:16] [INFO ] Flatten gal took : 661 ms
[2023-03-10 19:18:17] [INFO ] Flatten gal took : 878 ms
[2023-03-10 19:18:18] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Iterating post reduction 0 with 1344 rules applied. Total rules applied 1344 place count 33567 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1546 place count 33365 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1748 place count 33365 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1750 place count 33363 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1752 place count 33363 transition count 36265
Applied a total of 1752 rules in 779 ms. Remains 33363 /34911 variables (removed 1548) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 780 ms. Remains : 33363/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:20] [INFO ] Flatten gal took : 726 ms
[2023-03-10 19:18:20] [INFO ] Flatten gal took : 740 ms
[2023-03-10 19:18:22] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Iterating post reduction 0 with 1344 rules applied. Total rules applied 1344 place count 33567 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1546 place count 33365 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1748 place count 33365 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1750 place count 33363 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1752 place count 33363 transition count 36265
Applied a total of 1752 rules in 773 ms. Remains 33363 /34911 variables (removed 1548) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 774 ms. Remains : 33363/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:24] [INFO ] Flatten gal took : 667 ms
[2023-03-10 19:18:24] [INFO ] Flatten gal took : 721 ms
[2023-03-10 19:18:26] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 219 places and 0 transitions.
Discarding 1123 places :
Implicit places reduction removed 1123 places
Iterating post reduction 0 with 1342 rules applied. Total rules applied 1342 place count 33569 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1544 place count 33367 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1746 place count 33367 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1748 place count 33365 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1750 place count 33365 transition count 36265
Applied a total of 1750 rules in 774 ms. Remains 33365 /34911 variables (removed 1546) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 775 ms. Remains : 33365/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:28] [INFO ] Flatten gal took : 670 ms
[2023-03-10 19:18:28] [INFO ] Flatten gal took : 720 ms
[2023-03-10 19:18:30] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1121 places :
Implicit places reduction removed 1121 places
Iterating post reduction 0 with 1341 rules applied. Total rules applied 1341 place count 33570 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1543 place count 33368 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1745 place count 33368 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1747 place count 33366 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1749 place count 33366 transition count 36265
Applied a total of 1749 rules in 779 ms. Remains 33366 /34911 variables (removed 1545) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 780 ms. Remains : 33366/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:31] [INFO ] Flatten gal took : 661 ms
[2023-03-10 19:18:32] [INFO ] Flatten gal took : 709 ms
[2023-03-10 19:18:33] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1124 places :
Implicit places reduction removed 1124 places
Iterating post reduction 0 with 1344 rules applied. Total rules applied 1344 place count 33567 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1546 place count 33365 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1748 place count 33365 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1750 place count 33363 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1752 place count 33363 transition count 36265
Applied a total of 1752 rules in 772 ms. Remains 33363 /34911 variables (removed 1548) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 773 ms. Remains : 33363/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:35] [INFO ] Flatten gal took : 664 ms
[2023-03-10 19:18:36] [INFO ] Flatten gal took : 715 ms
[2023-03-10 19:18:37] [INFO ] Input system was already deterministic with 36265 transitions.
Starting structural reductions in LTL mode, iteration 0 : 34911/34911 places, 36871/36871 transitions.
Reduce places removed 220 places and 0 transitions.
Discarding 1123 places :
Implicit places reduction removed 1123 places
Iterating post reduction 0 with 1343 rules applied. Total rules applied 1343 place count 33568 transition count 36871
Discarding 202 places :
Symmetric choice reduction at 1 with 202 rule applications. Total rules 1545 place count 33366 transition count 36467
Iterating global reduction 1 with 202 rules applied. Total rules applied 1747 place count 33366 transition count 36467
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 1749 place count 33364 transition count 36265
Iterating global reduction 1 with 2 rules applied. Total rules applied 1751 place count 33364 transition count 36265
Applied a total of 1751 rules in 945 ms. Remains 33364 /34911 variables (removed 1547) and now considering 36265/36871 (removed 606) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 946 ms. Remains : 33364/34911 places, 36265/36871 transitions.
[2023-03-10 19:18:39] [INFO ] Flatten gal took : 678 ms
[2023-03-10 19:18:40] [INFO ] Flatten gal took : 721 ms
[2023-03-10 19:18:41] [INFO ] Input system was already deterministic with 36265 transitions.
[2023-03-10 19:18:42] [INFO ] Flatten gal took : 838 ms
[2023-03-10 19:18:43] [INFO ] Flatten gal took : 863 ms
[2023-03-10 19:18:43] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 9 ms.
[2023-03-10 19:18:44] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 34911 places, 36871 transitions and 92750 arcs took 114 ms.
Total runtime 209351 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FamilyReunion-PT-L00100M0010C005P005G002
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/366

FORMULA FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678477108994

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/366/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/366/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/366/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 70 (type SKEL/SRCH) for 9 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 746 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 751 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 756 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 71 (type SKEL/SRCH) for 9 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type SKEL/SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 72 (type SKEL/SRCH) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 31 (type CNST) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 73 (type SKEL/SRCH) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SKEL/SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 5 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 761 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 14
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 76 (type SKEL/FNDP) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SKEL/EQUN) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SKEL/SRCH) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SKEL/SRCH) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 76 (type SKEL/FNDP) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: fired transitions : 306
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 77 (type EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
lola: CANCELED task # 78 (type SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
lola: CANCELED task # 79 (type SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
sara: try reading problem file /home/mcc/execution/366/CTLCardinality-77.sara.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 1.000000 secs.

lola: FINISHED task # 77 (type SKEL/EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 80 (type SKEL/SRCH) for 42 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SKEL/SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 81 (type SKEL/SRCH) for 42 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type SKEL/SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 766 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 0 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 771 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 82 (type SKEL/SRCH) for 67 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type SKEL/SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: NOTDEADLOCKFREE
lola: Created skeleton in 2.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 776 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 781 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 786 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 791 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 796 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 801 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 806 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 811 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 816 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 821 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 826 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 831 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 836 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 841 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 846 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 851 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 856 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 4 (type EXCL) for 3 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01
lola: time limit : 210 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 3/210 1/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 3337 m, 667 m/sec, 13602 t fired, .

Time elapsed: 861 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 8/210 1/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 7374 m, 807 m/sec, 34872 t fired, .

Time elapsed: 866 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 13/210 2/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 11107 m, 746 m/sec, 56690 t fired, .

Time elapsed: 871 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ 0 0 0 0 8 0 0 3
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 18/210 2/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 14589 m, 696 m/sec, 78351 t fired, .

Time elapsed: 876 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 83 (type FNDP) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type EQUN) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 86 (type SRCH) for 16 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 86 (type SRCH) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 83 (type FNDP) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
lola: fired transitions : 83
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 84 (type EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04 (obsolete)
sara: try reading problem file /home/mcc/execution/366/CTLCardinality-84.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 23/249 2/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 18665 m, 815 m/sec, 99598 t fired, .

Time elapsed: 881 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 28/249 3/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 22168 m, 700 m/sec, 121631 t fired, .

Time elapsed: 886 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 33/249 3/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 25933 m, 753 m/sec, 143610 t fired, .

Time elapsed: 891 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 38/249 3/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 29599 m, 733 m/sec, 165550 t fired, .

Time elapsed: 896 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 43/249 4/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 33188 m, 717 m/sec, 187225 t fired, .

Time elapsed: 901 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 48/249 4/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 36600 m, 682 m/sec, 207645 t fired, .

Time elapsed: 906 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 53/249 4/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 40249 m, 729 m/sec, 228287 t fired, .

Time elapsed: 911 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 58/249 4/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 43909 m, 732 m/sec, 250589 t fired, .

Time elapsed: 916 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 1 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 63/249 5/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 47436 m, 705 m/sec, 272554 t fired, .

Time elapsed: 921 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 68/249 5/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 51523 m, 817 m/sec, 296764 t fired, .

Time elapsed: 926 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 73/249 5/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 55544 m, 804 m/sec, 320023 t fired, .

Time elapsed: 931 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 78/249 6/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 59277 m, 746 m/sec, 342726 t fired, .

Time elapsed: 936 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 83/249 6/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 63275 m, 799 m/sec, 366314 t fired, .

Time elapsed: 941 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14

FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 88/249 6/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 67274 m, 799 m/sec, 390122 t fired, .

Time elapsed: 946 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 84 (type EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 93/249 6/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 71444 m, 834 m/sec, 414943 t fired, .

Time elapsed: 951 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 98/249 7/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 75546 m, 820 m/sec, 439404 t fired, .

Time elapsed: 956 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 103/249 7/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 79770 m, 844 m/sec, 464495 t fired, .

Time elapsed: 961 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 108/249 7/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 83829 m, 811 m/sec, 488967 t fired, .

Time elapsed: 966 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 113/249 7/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 88013 m, 836 m/sec, 513996 t fired, .

Time elapsed: 971 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 118/249 8/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 92168 m, 831 m/sec, 537709 t fired, .

Time elapsed: 976 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 123/249 8/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 94647 m, 495 m/sec, 562598 t fired, .

Time elapsed: 981 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 128/249 8/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 97360 m, 542 m/sec, 588713 t fired, .

Time elapsed: 986 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 133/249 8/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 101197 m, 767 m/sec, 613225 t fired, .

Time elapsed: 991 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 138/249 9/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 105397 m, 840 m/sec, 638146 t fired, .

Time elapsed: 996 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 143/249 9/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 109769 m, 874 m/sec, 663884 t fired, .

Time elapsed: 1001 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 148/249 9/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 113632 m, 772 m/sec, 687919 t fired, .

Time elapsed: 1006 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 153/249 10/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 117436 m, 760 m/sec, 712709 t fired, .

Time elapsed: 1011 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 158/249 10/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 121683 m, 849 m/sec, 738411 t fired, .

Time elapsed: 1016 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 163/249 10/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 125735 m, 810 m/sec, 762783 t fired, .

Time elapsed: 1021 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 168/249 10/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 130074 m, 867 m/sec, 788434 t fired, .

Time elapsed: 1026 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 173/249 11/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 134225 m, 830 m/sec, 813038 t fired, .

Time elapsed: 1031 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 178/249 11/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 138089 m, 772 m/sec, 837648 t fired, .

Time elapsed: 1036 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 183/249 11/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 142170 m, 816 m/sec, 861827 t fired, .

Time elapsed: 1041 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 188/249 11/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 146683 m, 902 m/sec, 887262 t fired, .

Time elapsed: 1046 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 193/249 12/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 151174 m, 898 m/sec, 912412 t fired, .

Time elapsed: 1051 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 198/249 12/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 155597 m, 884 m/sec, 937648 t fired, .

Time elapsed: 1056 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 203/249 12/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 159909 m, 862 m/sec, 962407 t fired, .

Time elapsed: 1061 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 208/249 12/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 164131 m, 844 m/sec, 986848 t fired, .

Time elapsed: 1066 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 213/249 13/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 168647 m, 903 m/sec, 1012093 t fired, .

Time elapsed: 1071 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 218/249 13/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 173243 m, 919 m/sec, 1037219 t fired, .

Time elapsed: 1076 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 223/249 13/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 177550 m, 861 m/sec, 1062377 t fired, .

Time elapsed: 1081 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 228/249 13/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 182137 m, 917 m/sec, 1088275 t fired, .

Time elapsed: 1086 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 233/249 14/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 186529 m, 878 m/sec, 1113387 t fired, .

Time elapsed: 1091 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 238/249 14/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 191052 m, 904 m/sec, 1138696 t fired, .

Time elapsed: 1096 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 243/249 14/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 195571 m, 903 m/sec, 1164184 t fired, .

Time elapsed: 1101 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 248/249 14/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 200045 m, 894 m/sec, 1189603 t fired, .

Time elapsed: 1106 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 0 0 1 1 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1111 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 40 (type EXCL) for 39 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07
lola: time limit : 248 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 4 (type EXCL) for 3 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01
lola: time limit : 2489 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/2489 1/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 4882 m, -39032 m/sec, 20593 t fired, .
40 CTL EXCL 5/248 3/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 19137 m, 3827 m/sec, 19204 t fired, .

Time elapsed: 1116 secs. Pages in use: 19
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/2489 1/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 8928 m, 809 m/sec, 43412 t fired, .
40 CTL EXCL 10/226 6/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 41571 m, 4486 m/sec, 41770 t fired, .

Time elapsed: 1121 secs. Pages in use: 22
# running tasks: 2 of 4 Visible: 14
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15 stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/2489 2/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 16959 m, 1606 m/sec, 90749 t fired, .
40 CTL EXCL 15/226 8/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 78448 m, 7375 m/sec, 78892 t fired, .

Time elapsed: 1126 secs. Pages in use: 25
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/2489 3/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 26329 m, 1874 m/sec, 145986 t fired, .
40 CTL EXCL 20/226 12/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 123854 m, 9081 m/sec, 124823 t fired, .

Time elapsed: 1131 secs. Pages in use: 30
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 26/2489 3/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 28639 m, 462 m/sec, 159506 t fired, .
40 CTL EXCL 27/226 13/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 130577 m, 1344 m/sec, 131744 t fired, .

Time elapsed: 1138 secs. Pages in use: 31
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 31/2489 3/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 30698 m, 411 m/sec, 172727 t fired, .
40 CTL EXCL 32/226 14/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 138632 m, 1611 m/sec, 139924 t fired, .

Time elapsed: 1143 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 37/2489 3/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 32727 m, 405 m/sec, 184733 t fired, .
40 CTL EXCL 38/226 15/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 149447 m, 2163 m/sec, 150919 t fired, .

Time elapsed: 1149 secs. Pages in use: 33
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 43/2489 4/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 39574 m, 1369 m/sec, 224584 t fired, .
40 CTL EXCL 44/226 16/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 162446 m, 2599 m/sec, 164146 t fired, .

Time elapsed: 1155 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 48/2489 4/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 42700 m, 625 m/sec, 243460 t fired, .
40 CTL EXCL 49/226 16/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 169468 m, 1404 m/sec, 171271 t fired, .

Time elapsed: 1160 secs. Pages in use: 35
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 53/2489 4/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 44365 m, 333 m/sec, 253580 t fired, .
40 CTL EXCL 54/226 17/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 174363 m, 979 m/sec, 176267 t fired, .

Time elapsed: 1165 secs. Pages in use: 36
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 59/2489 5/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 49450 m, 1017 m/sec, 283783 t fired, .
40 CTL EXCL 60/226 17/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 181579 m, 1443 m/sec, 183590 t fired, .

Time elapsed: 1171 secs. Pages in use: 37
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 64/2489 5/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 55875 m, 1285 m/sec, 322069 t fired, .
40 CTL EXCL 65/226 18/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 193020 m, 2288 m/sec, 195225 t fired, .

Time elapsed: 1176 secs. Pages in use: 38
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-04: CONJ true CONJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-08: DISJ false DISJ
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-15: CTL false skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-03: CONJ 0 0 0 0 3 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-09: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-10: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-13: CTL 0 0 0 0 1 0 0 0
FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-14: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 69/2489 5/5 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-01 56859 m, 196 m/sec, 328098 t fired, .
40 CTL EXCL 70/226 18/32 FamilyReunion-PT-L00100M0010C005P005G002-CTLCardinality-07 197082 m, 812 m/sec, 199358 t fired, .

Time elapsed: 1181 secs. Pages in use: 38
# running tasks: 2 of 4 Visible: 14
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 496 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-PT-L00100M0010C005P005G002"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FamilyReunion-PT-L00100M0010C005P005G002, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838853000417"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-PT-L00100M0010C005P005G002.tgz
mv FamilyReunion-PT-L00100M0010C005P005G002 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;