Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852900298.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FamilyReunion-COL-L00010M0001C001P001G001, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852900298
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 596K
-rw-r--r-- 1 mcc users 6.9K Feb 26 12:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 26 12:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Feb 26 11:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 11:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 12:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Feb 26 12:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.9K Feb 26 12:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 12:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 24 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 134K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-00
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-05
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-11
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14
FORMULA_NAME FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678447629992

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FamilyReunion-COL-L00010M0001C001P001G001
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:27:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 11:27:11] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:27:11] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-10 11:27:12] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-10 11:27:12] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 785 ms
[2023-03-10 11:27:12] [INFO ] Detected 5 constant HL places corresponding to 10 PT places.
[2023-03-10 11:27:12] [INFO ] Imported 104 HL places and 66 HL transitions for a total of 1486 PT places and 1245.0 transition bindings in 21 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
[2023-03-10 11:27:12] [INFO ] Built PT skeleton of HLPN with 104 places and 66 transitions 198 arcs in 4 ms.
[2023-03-10 11:27:12] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 104 stabilizing places and 66 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 104 transition count 66
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 9 formulas.
FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Remains 14 properties that can be checked using skeleton over-approximation.
Reduce places removed 5 places and 0 transitions.
Computed a total of 99 stabilizing places and 66 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 99 transition count 66
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Incomplete random walk after 10001 steps, including 14 resets, run finished after 164 ms. (steps per millisecond=60 ) properties (out of 49) seen :41
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 8) seen :6
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 66 rows 99 cols
[2023-03-10 11:27:12] [INFO ] Computed 33 place invariants in 16 ms
[2023-03-10 11:27:12] [INFO ] [Real]Absence check using 4 positive place invariants in 9 ms returned sat
[2023-03-10 11:27:12] [INFO ] [Real]Absence check using 4 positive and 29 generalized place invariants in 9 ms returned sat
[2023-03-10 11:27:12] [INFO ] After 51ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-10 11:27:12] [INFO ] After 70ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 11:27:12] [INFO ] After 253ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 11:27:13] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-10 11:27:13] [INFO ] [Nat]Absence check using 4 positive and 29 generalized place invariants in 6 ms returned sat
[2023-03-10 11:27:13] [INFO ] After 36ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-10 11:27:13] [INFO ] After 48ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 8 ms.
[2023-03-10 11:27:13] [INFO ] After 104ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 201 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=100 )
Parikh walk visited 1 properties in 2 ms.
[2023-03-10 11:27:13] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-10 11:27:13] [INFO ] Flatten gal took : 45 ms
FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 11:27:13] [INFO ] Flatten gal took : 8 ms
Transition Gate2ANDJoin forces synchronizations/join behavior on parameter l of sort LegalResident
Symmetric sort wr.t. initial and guards and successors and join/free detected :Response
Symmetric sort wr.t. initial detected :Response
Transition SendClearanceToRel : guard parameter $r(Response:2) in guard (EQ $r 0)introduces in Response(2) partition with 2 elements
Symmetric sort wr.t. initial and guards and successors and join/free detected :CINFORMI
Symmetric sort wr.t. initial detected :CINFORMI
Symmetric sort wr.t. initial and guards detected :CINFORMI
Applying symmetric unfolding of full symmetric sort :CINFORMI domain size was 2
Symmetric sort wr.t. initial and guards and successors and join/free detected :GovernmentCommission
Symmetric sort wr.t. initial detected :GovernmentCommission
Symmetric sort wr.t. initial and guards detected :GovernmentCommission
Applying symmetric unfolding of full symmetric sort :GovernmentCommission domain size was 2
Transition Gate1ANDJoin forces synchronizations/join behavior on parameter p of sort PublicAdminOffice
Transition ReceiveLangChoice forces synchronizations/join behavior on parameter m of sort MICSystem
[2023-03-10 11:27:13] [INFO ] Unfolded HLPN to a Petri net with 1379 places and 1069 transitions 3062 arcs in 25 ms.
[2023-03-10 11:27:13] [INFO ] Unfolded 14 HLPN properties in 1 ms.
Deduced a syphon composed of 11 places in 11 ms
Reduce places removed 19 places and 0 transitions.
Support contains 955 out of 1360 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1360/1360 places, 1069/1069 transitions.
Reduce places removed 42 places and 0 transitions.
Discarding 33 places :
Implicit places reduction removed 33 places
Iterating post reduction 0 with 75 rules applied. Total rules applied 75 place count 1285 transition count 1069
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 108 place count 1252 transition count 1036
Iterating global reduction 1 with 33 rules applied. Total rules applied 141 place count 1252 transition count 1036
Applied a total of 141 rules in 70 ms. Remains 1252 /1360 variables (removed 108) and now considering 1036/1069 (removed 33) transitions.
// Phase 1: matrix 1036 rows 1252 cols
[2023-03-10 11:27:13] [INFO ] Computed 269 place invariants in 40 ms
[2023-03-10 11:27:13] [INFO ] Implicit Places using invariants in 356 ms returned [924]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 359 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 1251/1360 places, 1036/1069 transitions.
Applied a total of 0 rules in 17 ms. Remains 1251 /1251 variables (removed 0) and now considering 1036/1036 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 446 ms. Remains : 1251/1360 places, 1036/1069 transitions.
Support contains 955 out of 1251 places after structural reductions.
[2023-03-10 11:27:13] [INFO ] Flatten gal took : 72 ms
[2023-03-10 11:27:13] [INFO ] Flatten gal took : 70 ms
[2023-03-10 11:27:14] [INFO ] Input system was already deterministic with 1036 transitions.
Incomplete random walk after 10000 steps, including 15 resets, run finished after 136 ms. (steps per millisecond=73 ) properties (out of 58) seen :56
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 2) seen :1
Running SMT prover for 1 properties.
// Phase 1: matrix 1036 rows 1251 cols
[2023-03-10 11:27:14] [INFO ] Computed 268 place invariants in 21 ms
[2023-03-10 11:27:14] [INFO ] [Real]Absence check using 0 positive and 268 generalized place invariants in 203 ms returned sat
[2023-03-10 11:27:15] [INFO ] After 1324ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 11:27:16] [INFO ] [Nat]Absence check using 0 positive and 268 generalized place invariants in 137 ms returned sat
[2023-03-10 11:27:16] [INFO ] After 761ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-10 11:27:17] [INFO ] After 964ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 101 ms.
[2023-03-10 11:27:17] [INFO ] After 1369ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 241 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=120 )
Parikh walk visited 1 properties in 2 ms.
[2023-03-10 11:27:17] [INFO ] Flatten gal took : 42 ms
[2023-03-10 11:27:17] [INFO ] Flatten gal took : 53 ms
[2023-03-10 11:27:17] [INFO ] Input system was already deterministic with 1036 transitions.
Computed a total of 1251 stabilizing places and 1036 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 1251 transition count 1036
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 2 formulas.
Starting structural reductions in SI_CTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Graph (complete) has 1714 edges and 1251 vertex of which 143 are kept as prefixes of interest. Removing 1108 places using SCC suffix rule.5 ms
Discarding 1108 places :
Also discarding 915 output transitions
Drop transitions removed 915 transitions
Reduce places removed 11 places and 11 transitions.
Applied a total of 1 rules in 16 ms. Remains 132 /1251 variables (removed 1119) and now considering 110/1036 (removed 926) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 132/1251 places, 110/1036 transitions.
[2023-03-10 11:27:17] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:27:17] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:27:17] [INFO ] Input system was already deterministic with 110 transitions.
Finished random walk after 21 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=21 )
FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 110 places :
Implicit places reduction removed 110 places
Iterating post reduction 0 with 110 rules applied. Total rules applied 110 place count 1141 transition count 1036
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 145 place count 1106 transition count 991
Iterating global reduction 1 with 35 rules applied. Total rules applied 180 place count 1106 transition count 991
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 191 place count 1095 transition count 991
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 223 place count 1063 transition count 959
Iterating global reduction 2 with 32 rules applied. Total rules applied 255 place count 1063 transition count 959
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 277 place count 1041 transition count 937
Iterating global reduction 2 with 22 rules applied. Total rules applied 299 place count 1041 transition count 937
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 300 place count 1040 transition count 926
Iterating global reduction 2 with 1 rules applied. Total rules applied 301 place count 1040 transition count 926
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 2 with 11 rules applied. Total rules applied 312 place count 1029 transition count 926
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 323 place count 1018 transition count 915
Iterating global reduction 3 with 11 rules applied. Total rules applied 334 place count 1018 transition count 915
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 345 place count 1007 transition count 904
Iterating global reduction 3 with 11 rules applied. Total rules applied 356 place count 1007 transition count 904
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 367 place count 996 transition count 893
Iterating global reduction 3 with 11 rules applied. Total rules applied 378 place count 996 transition count 893
Applied a total of 378 rules in 473 ms. Remains 996 /1251 variables (removed 255) and now considering 893/1036 (removed 143) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 473 ms. Remains : 996/1251 places, 893/1036 transitions.
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 27 ms
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 27 ms
[2023-03-10 11:27:18] [INFO ] Input system was already deterministic with 893 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Graph (complete) has 1714 edges and 1251 vertex of which 607 are kept as prefixes of interest. Removing 644 places using SCC suffix rule.4 ms
Discarding 644 places :
Also discarding 541 output transitions
Drop transitions removed 541 transitions
Reduce places removed 11 places and 11 transitions.
Discarding 110 places :
Implicit places reduction removed 110 places
Drop transitions removed 352 transitions
Trivial Post-agglo rules discarded 352 transitions
Performed 352 trivial Post agglomeration. Transition count delta: 352
Iterating post reduction 0 with 462 rules applied. Total rules applied 463 place count 486 transition count 132
Reduce places removed 352 places and 0 transitions.
Iterating post reduction 1 with 352 rules applied. Total rules applied 815 place count 134 transition count 132
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 815 place count 134 transition count 121
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 837 place count 123 transition count 121
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 848 place count 112 transition count 110
Iterating global reduction 2 with 11 rules applied. Total rules applied 859 place count 112 transition count 110
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 859 place count 112 transition count 99
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 881 place count 101 transition count 99
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 882 place count 100 transition count 88
Iterating global reduction 2 with 1 rules applied. Total rules applied 883 place count 100 transition count 88
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 2 with 11 rules applied. Total rules applied 894 place count 89 transition count 88
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 894 place count 89 transition count 77
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 916 place count 78 transition count 77
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 927 place count 67 transition count 66
Iterating global reduction 3 with 11 rules applied. Total rules applied 938 place count 67 transition count 66
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Iterating post reduction 3 with 11 rules applied. Total rules applied 949 place count 67 transition count 55
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 11 Pre rules applied. Total rules applied 949 place count 67 transition count 44
Deduced a syphon composed of 11 places in 0 ms
Ensure Unique test removed 11 places
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 4 with 33 rules applied. Total rules applied 982 place count 45 transition count 44
Reduce places removed 11 places and 11 transitions.
Iterating global reduction 4 with 11 rules applied. Total rules applied 993 place count 34 transition count 33
Applied a total of 993 rules in 36 ms. Remains 34 /1251 variables (removed 1217) and now considering 33/1036 (removed 1003) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 34/1251 places, 33/1036 transitions.
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:27:18] [INFO ] Input system was already deterministic with 33 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 132 places :
Implicit places reduction removed 132 places
Iterating post reduction 0 with 132 rules applied. Total rules applied 132 place count 1119 transition count 1036
Discarding 13 places :
Symmetric choice reduction at 1 with 13 rule applications. Total rules 145 place count 1106 transition count 1013
Iterating global reduction 1 with 13 rules applied. Total rules applied 158 place count 1106 transition count 1013
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 169 place count 1095 transition count 1013
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 180 place count 1084 transition count 1002
Iterating global reduction 2 with 11 rules applied. Total rules applied 191 place count 1084 transition count 1002
Applied a total of 191 rules in 82 ms. Remains 1084 /1251 variables (removed 167) and now considering 1002/1036 (removed 34) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 83 ms. Remains : 1084/1251 places, 1002/1036 transitions.
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 25 ms
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 25 ms
[2023-03-10 11:27:18] [INFO ] Input system was already deterministic with 1002 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 121 places :
Implicit places reduction removed 121 places
Iterating post reduction 0 with 121 rules applied. Total rules applied 121 place count 1130 transition count 1036
Discarding 24 places :
Symmetric choice reduction at 1 with 24 rule applications. Total rules 145 place count 1106 transition count 1002
Iterating global reduction 1 with 24 rules applied. Total rules applied 169 place count 1106 transition count 1002
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 180 place count 1095 transition count 1002
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 191 place count 1084 transition count 991
Iterating global reduction 2 with 11 rules applied. Total rules applied 202 place count 1084 transition count 991
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 213 place count 1073 transition count 980
Iterating global reduction 2 with 11 rules applied. Total rules applied 224 place count 1073 transition count 980
Applied a total of 224 rules in 125 ms. Remains 1073 /1251 variables (removed 178) and now considering 980/1036 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 126 ms. Remains : 1073/1251 places, 980/1036 transitions.
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 24 ms
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 24 ms
[2023-03-10 11:27:18] [INFO ] Input system was already deterministic with 980 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 110 places :
Implicit places reduction removed 110 places
Iterating post reduction 0 with 110 rules applied. Total rules applied 110 place count 1141 transition count 1036
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 145 place count 1106 transition count 991
Iterating global reduction 1 with 35 rules applied. Total rules applied 180 place count 1106 transition count 991
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 191 place count 1095 transition count 991
Discarding 21 places :
Symmetric choice reduction at 2 with 21 rule applications. Total rules 212 place count 1074 transition count 970
Iterating global reduction 2 with 21 rules applied. Total rules applied 233 place count 1074 transition count 970
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 244 place count 1063 transition count 959
Iterating global reduction 2 with 11 rules applied. Total rules applied 255 place count 1063 transition count 959
Applied a total of 255 rules in 90 ms. Remains 1063 /1251 variables (removed 188) and now considering 959/1036 (removed 77) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 90 ms. Remains : 1063/1251 places, 959/1036 transitions.
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 24 ms
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 25 ms
[2023-03-10 11:27:18] [INFO ] Input system was already deterministic with 959 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Graph (complete) has 1714 edges and 1251 vertex of which 1238 are kept as prefixes of interest. Removing 13 places using SCC suffix rule.5 ms
Discarding 13 places :
Also discarding 13 output transitions
Drop transitions removed 13 transitions
Reduce places removed 11 places and 11 transitions.
Discarding 143 places :
Implicit places reduction removed 143 places
Drop transitions removed 407 transitions
Trivial Post-agglo rules discarded 407 transitions
Performed 407 trivial Post agglomeration. Transition count delta: 407
Iterating post reduction 0 with 550 rules applied. Total rules applied 551 place count 1084 transition count 605
Reduce places removed 407 places and 0 transitions.
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Iterating post reduction 1 with 429 rules applied. Total rules applied 980 place count 677 transition count 583
Reduce places removed 22 places and 0 transitions.
Iterating post reduction 2 with 22 rules applied. Total rules applied 1002 place count 655 transition count 583
Performed 111 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 111 Pre rules applied. Total rules applied 1002 place count 655 transition count 472
Deduced a syphon composed of 111 places in 0 ms
Ensure Unique test removed 11 places
Reduce places removed 122 places and 0 transitions.
Iterating global reduction 3 with 233 rules applied. Total rules applied 1235 place count 533 transition count 472
Discarding 22 places :
Implicit places reduction removed 22 places
Iterating post reduction 3 with 22 rules applied. Total rules applied 1257 place count 511 transition count 472
Discarding 12 places :
Symmetric choice reduction at 4 with 12 rule applications. Total rules 1269 place count 499 transition count 450
Iterating global reduction 4 with 12 rules applied. Total rules applied 1281 place count 499 transition count 450
Discarding 11 places :
Implicit places reduction removed 11 places
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 4 with 21 rules applied. Total rules applied 1302 place count 488 transition count 440
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 5 with 10 rules applied. Total rules applied 1312 place count 478 transition count 440
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 12 Pre rules applied. Total rules applied 1312 place count 478 transition count 428
Deduced a syphon composed of 12 places in 8 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 6 with 24 rules applied. Total rules applied 1336 place count 466 transition count 428
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 1337 place count 465 transition count 417
Iterating global reduction 6 with 1 rules applied. Total rules applied 1338 place count 465 transition count 417
Discarding 10 places :
Implicit places reduction removed 10 places
Drop transitions removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 6 with 20 rules applied. Total rules applied 1358 place count 455 transition count 407
Reduce places removed 10 places and 0 transitions.
Iterating post reduction 7 with 10 rules applied. Total rules applied 1368 place count 445 transition count 407
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 10 Pre rules applied. Total rules applied 1368 place count 445 transition count 397
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 8 with 20 rules applied. Total rules applied 1388 place count 435 transition count 397
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 8 with 24 rules applied. Total rules applied 1412 place count 423 transition count 385
Applied a total of 1412 rules in 116 ms. Remains 423 /1251 variables (removed 828) and now considering 385/1036 (removed 651) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 116 ms. Remains : 423/1251 places, 385/1036 transitions.
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 10 ms
[2023-03-10 11:27:18] [INFO ] Flatten gal took : 10 ms
[2023-03-10 11:27:18] [INFO ] Input system was already deterministic with 385 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 110 places :
Implicit places reduction removed 110 places
Iterating post reduction 0 with 110 rules applied. Total rules applied 110 place count 1141 transition count 1036
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 145 place count 1106 transition count 991
Iterating global reduction 1 with 35 rules applied. Total rules applied 180 place count 1106 transition count 991
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 191 place count 1095 transition count 991
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 223 place count 1063 transition count 959
Iterating global reduction 2 with 32 rules applied. Total rules applied 255 place count 1063 transition count 959
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 277 place count 1041 transition count 937
Iterating global reduction 2 with 22 rules applied. Total rules applied 299 place count 1041 transition count 937
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 300 place count 1040 transition count 926
Iterating global reduction 2 with 1 rules applied. Total rules applied 301 place count 1040 transition count 926
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 2 with 11 rules applied. Total rules applied 312 place count 1029 transition count 926
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 323 place count 1018 transition count 915
Iterating global reduction 3 with 11 rules applied. Total rules applied 334 place count 1018 transition count 915
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 345 place count 1007 transition count 904
Iterating global reduction 3 with 11 rules applied. Total rules applied 356 place count 1007 transition count 904
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 367 place count 996 transition count 893
Iterating global reduction 3 with 11 rules applied. Total rules applied 378 place count 996 transition count 893
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 389 place count 985 transition count 882
Iterating global reduction 3 with 11 rules applied. Total rules applied 400 place count 985 transition count 882
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 411 place count 974 transition count 871
Iterating global reduction 3 with 11 rules applied. Total rules applied 422 place count 974 transition count 871
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 433 place count 963 transition count 860
Iterating global reduction 3 with 11 rules applied. Total rules applied 444 place count 963 transition count 860
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 455 place count 952 transition count 849
Iterating global reduction 3 with 11 rules applied. Total rules applied 466 place count 952 transition count 849
Applied a total of 466 rules in 328 ms. Remains 952 /1251 variables (removed 299) and now considering 849/1036 (removed 187) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 329 ms. Remains : 952/1251 places, 849/1036 transitions.
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 19 ms
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 19 ms
[2023-03-10 11:27:19] [INFO ] Input system was already deterministic with 849 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 110 places :
Implicit places reduction removed 110 places
Iterating post reduction 0 with 110 rules applied. Total rules applied 110 place count 1141 transition count 1036
Discarding 23 places :
Symmetric choice reduction at 1 with 23 rule applications. Total rules 133 place count 1118 transition count 1013
Iterating global reduction 1 with 23 rules applied. Total rules applied 156 place count 1118 transition count 1013
Discarding 10 places :
Symmetric choice reduction at 1 with 10 rule applications. Total rules 166 place count 1108 transition count 1003
Iterating global reduction 1 with 10 rules applied. Total rules applied 176 place count 1108 transition count 1003
Applied a total of 176 rules in 75 ms. Remains 1108 /1251 variables (removed 143) and now considering 1003/1036 (removed 33) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 77 ms. Remains : 1108/1251 places, 1003/1036 transitions.
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 23 ms
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 24 ms
[2023-03-10 11:27:19] [INFO ] Input system was already deterministic with 1003 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 132 places :
Implicit places reduction removed 132 places
Iterating post reduction 0 with 132 rules applied. Total rules applied 132 place count 1119 transition count 1036
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 167 place count 1084 transition count 991
Iterating global reduction 1 with 35 rules applied. Total rules applied 202 place count 1084 transition count 991
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 213 place count 1073 transition count 991
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 245 place count 1041 transition count 959
Iterating global reduction 2 with 32 rules applied. Total rules applied 277 place count 1041 transition count 959
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 288 place count 1030 transition count 948
Iterating global reduction 2 with 11 rules applied. Total rules applied 299 place count 1030 transition count 948
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 300 place count 1029 transition count 937
Iterating global reduction 2 with 1 rules applied. Total rules applied 301 place count 1029 transition count 937
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 2 with 11 rules applied. Total rules applied 312 place count 1018 transition count 937
Applied a total of 312 rules in 136 ms. Remains 1018 /1251 variables (removed 233) and now considering 937/1036 (removed 99) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 136 ms. Remains : 1018/1251 places, 937/1036 transitions.
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 20 ms
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 20 ms
[2023-03-10 11:27:19] [INFO ] Input system was already deterministic with 937 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Graph (complete) has 1714 edges and 1251 vertex of which 1006 are kept as prefixes of interest. Removing 245 places using SCC suffix rule.4 ms
Discarding 245 places :
Also discarding 220 output transitions
Drop transitions removed 220 transitions
Reduce places removed 11 places and 11 transitions.
Discarding 121 places :
Implicit places reduction removed 121 places
Drop transitions removed 319 transitions
Trivial Post-agglo rules discarded 319 transitions
Performed 319 trivial Post agglomeration. Transition count delta: 319
Iterating post reduction 0 with 440 rules applied. Total rules applied 441 place count 874 transition count 486
Reduce places removed 319 places and 0 transitions.
Performed 11 Post agglomeration using F-continuation condition.Transition count delta: 11
Iterating post reduction 1 with 330 rules applied. Total rules applied 771 place count 555 transition count 475
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 2 with 11 rules applied. Total rules applied 782 place count 544 transition count 475
Performed 121 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 121 Pre rules applied. Total rules applied 782 place count 544 transition count 354
Deduced a syphon composed of 121 places in 1 ms
Ensure Unique test removed 55 places
Reduce places removed 176 places and 0 transitions.
Iterating global reduction 3 with 297 rules applied. Total rules applied 1079 place count 368 transition count 354
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 11 Pre rules applied. Total rules applied 1079 place count 368 transition count 343
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 22 rules applied. Total rules applied 1101 place count 357 transition count 343
Discarding 12 places :
Symmetric choice reduction at 3 with 12 rule applications. Total rules 1113 place count 345 transition count 321
Iterating global reduction 3 with 12 rules applied. Total rules applied 1125 place count 345 transition count 321
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 3 with 11 rules applied. Total rules applied 1136 place count 334 transition count 321
Performed 22 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 22 Pre rules applied. Total rules applied 1136 place count 334 transition count 299
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 4 with 44 rules applied. Total rules applied 1180 place count 312 transition count 299
Discarding 11 places :
Symmetric choice reduction at 4 with 11 rule applications. Total rules 1191 place count 301 transition count 288
Iterating global reduction 4 with 11 rules applied. Total rules applied 1202 place count 301 transition count 288
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 4 with 44 rules applied. Total rules applied 1246 place count 279 transition count 266
Applied a total of 1246 rules in 49 ms. Remains 279 /1251 variables (removed 972) and now considering 266/1036 (removed 770) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 50 ms. Remains : 279/1251 places, 266/1036 transitions.
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 6 ms
[2023-03-10 11:27:19] [INFO ] Flatten gal took : 7 ms
[2023-03-10 11:27:19] [INFO ] Input system was already deterministic with 266 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 143 places :
Implicit places reduction removed 143 places
Iterating post reduction 0 with 143 rules applied. Total rules applied 143 place count 1108 transition count 1036
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 178 place count 1073 transition count 991
Iterating global reduction 1 with 35 rules applied. Total rules applied 213 place count 1073 transition count 991
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 224 place count 1062 transition count 991
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 256 place count 1030 transition count 959
Iterating global reduction 2 with 32 rules applied. Total rules applied 288 place count 1030 transition count 959
Discarding 22 places :
Symmetric choice reduction at 2 with 22 rule applications. Total rules 310 place count 1008 transition count 937
Iterating global reduction 2 with 22 rules applied. Total rules applied 332 place count 1008 transition count 937
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 333 place count 1007 transition count 926
Iterating global reduction 2 with 1 rules applied. Total rules applied 334 place count 1007 transition count 926
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 2 with 11 rules applied. Total rules applied 345 place count 996 transition count 926
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 356 place count 985 transition count 915
Iterating global reduction 3 with 11 rules applied. Total rules applied 367 place count 985 transition count 915
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 378 place count 974 transition count 904
Iterating global reduction 3 with 11 rules applied. Total rules applied 389 place count 974 transition count 904
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 400 place count 963 transition count 893
Iterating global reduction 3 with 11 rules applied. Total rules applied 411 place count 963 transition count 893
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 422 place count 952 transition count 882
Iterating global reduction 3 with 11 rules applied. Total rules applied 433 place count 952 transition count 882
Applied a total of 433 rules in 264 ms. Remains 952 /1251 variables (removed 299) and now considering 882/1036 (removed 154) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 264 ms. Remains : 952/1251 places, 882/1036 transitions.
[2023-03-10 11:27:20] [INFO ] Flatten gal took : 17 ms
[2023-03-10 11:27:20] [INFO ] Flatten gal took : 19 ms
[2023-03-10 11:27:20] [INFO ] Input system was already deterministic with 882 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 143 places :
Implicit places reduction removed 143 places
Iterating post reduction 0 with 143 rules applied. Total rules applied 143 place count 1108 transition count 1036
Discarding 33 places :
Symmetric choice reduction at 1 with 33 rule applications. Total rules 176 place count 1075 transition count 993
Iterating global reduction 1 with 33 rules applied. Total rules applied 209 place count 1075 transition count 993
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 220 place count 1064 transition count 993
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 252 place count 1032 transition count 961
Iterating global reduction 2 with 32 rules applied. Total rules applied 284 place count 1032 transition count 961
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 295 place count 1021 transition count 950
Iterating global reduction 2 with 11 rules applied. Total rules applied 306 place count 1021 transition count 950
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 307 place count 1020 transition count 939
Iterating global reduction 2 with 1 rules applied. Total rules applied 308 place count 1020 transition count 939
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 2 with 11 rules applied. Total rules applied 319 place count 1009 transition count 939
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 330 place count 998 transition count 928
Iterating global reduction 3 with 11 rules applied. Total rules applied 341 place count 998 transition count 928
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 352 place count 987 transition count 917
Iterating global reduction 3 with 11 rules applied. Total rules applied 363 place count 987 transition count 917
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 374 place count 976 transition count 906
Iterating global reduction 3 with 11 rules applied. Total rules applied 385 place count 976 transition count 906
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 396 place count 965 transition count 895
Iterating global reduction 3 with 11 rules applied. Total rules applied 407 place count 965 transition count 895
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 418 place count 954 transition count 884
Iterating global reduction 3 with 11 rules applied. Total rules applied 429 place count 954 transition count 884
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 440 place count 943 transition count 873
Iterating global reduction 3 with 11 rules applied. Total rules applied 451 place count 943 transition count 873
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 462 place count 932 transition count 862
Iterating global reduction 3 with 11 rules applied. Total rules applied 473 place count 932 transition count 862
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 484 place count 921 transition count 851
Iterating global reduction 3 with 11 rules applied. Total rules applied 495 place count 921 transition count 851
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 506 place count 910 transition count 840
Iterating global reduction 3 with 11 rules applied. Total rules applied 517 place count 910 transition count 840
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 528 place count 899 transition count 829
Iterating global reduction 3 with 11 rules applied. Total rules applied 539 place count 899 transition count 829
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 550 place count 888 transition count 818
Iterating global reduction 3 with 11 rules applied. Total rules applied 561 place count 888 transition count 818
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 572 place count 877 transition count 807
Iterating global reduction 3 with 11 rules applied. Total rules applied 583 place count 877 transition count 807
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 594 place count 866 transition count 796
Iterating global reduction 3 with 11 rules applied. Total rules applied 605 place count 866 transition count 796
Ensure Unique test removed 11 transitions
Reduce isomorphic transitions removed 11 transitions.
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 3 with 22 rules applied. Total rules applied 627 place count 855 transition count 785
Applied a total of 627 rules in 441 ms. Remains 855 /1251 variables (removed 396) and now considering 785/1036 (removed 251) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 441 ms. Remains : 855/1251 places, 785/1036 transitions.
[2023-03-10 11:27:20] [INFO ] Flatten gal took : 14 ms
[2023-03-10 11:27:20] [INFO ] Flatten gal took : 15 ms
[2023-03-10 11:27:20] [INFO ] Input system was already deterministic with 785 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1251/1251 places, 1036/1036 transitions.
Discarding 77 places :
Implicit places reduction removed 77 places
Iterating post reduction 0 with 77 rules applied. Total rules applied 77 place count 1174 transition count 1036
Discarding 35 places :
Symmetric choice reduction at 1 with 35 rule applications. Total rules 112 place count 1139 transition count 991
Iterating global reduction 1 with 35 rules applied. Total rules applied 147 place count 1139 transition count 991
Discarding 11 places :
Implicit places reduction removed 11 places
Iterating post reduction 1 with 11 rules applied. Total rules applied 158 place count 1128 transition count 991
Discarding 32 places :
Symmetric choice reduction at 2 with 32 rule applications. Total rules 190 place count 1096 transition count 959
Iterating global reduction 2 with 32 rules applied. Total rules applied 222 place count 1096 transition count 959
Discarding 11 places :
Symmetric choice reduction at 2 with 11 rule applications. Total rules 233 place count 1085 transition count 948
Iterating global reduction 2 with 11 rules applied. Total rules applied 244 place count 1085 transition count 948
Applied a total of 244 rules in 84 ms. Remains 1085 /1251 variables (removed 166) and now considering 948/1036 (removed 88) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 84 ms. Remains : 1085/1251 places, 948/1036 transitions.
[2023-03-10 11:27:20] [INFO ] Flatten gal took : 18 ms
[2023-03-10 11:27:20] [INFO ] Flatten gal took : 19 ms
[2023-03-10 11:27:20] [INFO ] Input system was already deterministic with 948 transitions.
[2023-03-10 11:27:20] [INFO ] Flatten gal took : 28 ms
[2023-03-10 11:27:21] [INFO ] Flatten gal took : 28 ms
[2023-03-10 11:27:21] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 12 ms.
[2023-03-10 11:27:21] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1251 places, 1036 transitions and 2772 arcs took 6 ms.
Total runtime 9619 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FamilyReunion-COL-L00010M0001C001P001G001
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678447983824

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 47 (type EXCL) for 7 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 47 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02
lola: result : false
lola: markings : 242609
lola: fired transitions : 366512
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 45 (type EXCL) for 44 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 3/255 11/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15 450352 m, 90070 m/sec, 623128 t fired, .

Time elapsed: 21 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 8/255 25/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15 1072524 m, 124434 m/sec, 1529991 t fired, .

Time elapsed: 26 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 45 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 42 (type EXCL) for 41 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/274 9/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14 704035 m, 140807 m/sec, 897318 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/274 16/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14 1389367 m, 137066 m/sec, 1777275 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/274 22/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14 2077511 m, 137628 m/sec, 2643500 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/274 28/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14 2762030 m, 136903 m/sec, 3503026 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 42 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 39 (type EXCL) for 38 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13
lola: result : false
lola: markings : 75
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10
lola: time limit : 322 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10
lola: result : false
lola: markings : 29586
lola: fired transitions : 30833
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09
lola: time limit : 354 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/354 3/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 369650 m, 73930 m/sec, 825128 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/354 6/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 759433 m, 77956 m/sec, 1701149 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/354 9/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 1130191 m, 74151 m/sec, 2563326 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/354 11/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 1488514 m, 71664 m/sec, 3421725 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/354 14/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 1850123 m, 72321 m/sec, 4287173 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/354 17/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 2206953 m, 71366 m/sec, 5140382 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/354 19/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 2568484 m, 72306 m/sec, 6007713 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/354 22/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 2920559 m, 70415 m/sec, 6848745 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/354 25/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 3281125 m, 72113 m/sec, 7713756 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/354 27/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 3633124 m, 70399 m/sec, 8554586 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/354 29/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 3987785 m, 70932 m/sec, 9404262 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/354 31/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 4337279 m, 69898 m/sec, 10259101 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 26 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 23 (type EXCL) for 22 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08
lola: time limit : 386 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08
lola: result : false
lola: markings : 699
lola: fired transitions : 709
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06
lola: time limit : 434 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/434 2/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 140150 m, 28030 m/sec, 860780 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/434 4/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 246127 m, 21195 m/sec, 1732806 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/434 6/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 369047 m, 24584 m/sec, 2609883 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/434 7/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 474403 m, 21071 m/sec, 3484151 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/434 9/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 584264 m, 21972 m/sec, 4365306 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/434 10/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 696189 m, 22385 m/sec, 5253859 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/434 12/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 814252 m, 23612 m/sec, 6153664 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/434 13/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 922773 m, 21704 m/sec, 7050676 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/434 15/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1038525 m, 23150 m/sec, 7922798 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/434 16/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1146257 m, 21546 m/sec, 8823327 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/434 18/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1250767 m, 20902 m/sec, 9729746 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/434 19/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1363495 m, 22545 m/sec, 10600386 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/434 21/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1485880 m, 24477 m/sec, 11466292 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/434 22/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1603327 m, 23489 m/sec, 12341393 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/434 24/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1709659 m, 21266 m/sec, 13177632 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 80/434 25/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1811449 m, 20358 m/sec, 14035978 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 85/434 26/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 1902214 m, 18153 m/sec, 14867035 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 90/434 28/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 2007576 m, 21072 m/sec, 15702550 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 95/434 29/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 2102375 m, 18959 m/sec, 16553416 t fired, .

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 100/434 30/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 2187610 m, 17047 m/sec, 17409283 t fired, .

Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 105/434 31/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 2270089 m, 16495 m/sec, 18256667 t fired, .

Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 110/434 32/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 2345373 m, 15056 m/sec, 19098721 t fired, .

Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 17 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 14 (type EXCL) for 13 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04
lola: time limit : 480 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/480 10/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04 697457 m, 139491 m/sec, 906071 t fired, .

Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/480 19/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04 1384209 m, 137350 m/sec, 1811842 t fired, .

Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/480 28/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04 2010569 m, 125272 m/sec, 2706757 t fired, .

Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 14 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 11 (type EXCL) for 10 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03
lola: time limit : 557 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/557 3/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 217192 m, 43438 m/sec, 808816 t fired, .

Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/557 5/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 373386 m, 31238 m/sec, 1626949 t fired, .

Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/557 7/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 533228 m, 31968 m/sec, 2414311 t fired, .

Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/557 9/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 730282 m, 39410 m/sec, 3189294 t fired, .

Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/557 12/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 920455 m, 38034 m/sec, 3957775 t fired, .

Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/557 13/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 1070808 m, 30070 m/sec, 4738126 t fired, .

Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/557 15/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 1215282 m, 28894 m/sec, 5520264 t fired, .

Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/557 17/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 1379873 m, 32918 m/sec, 6293566 t fired, .

Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/557 19/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 1551866 m, 34398 m/sec, 7060071 t fired, .

Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 50/557 21/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 1713713 m, 32369 m/sec, 7819073 t fired, .

Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 55/557 23/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 1885518 m, 34361 m/sec, 8562448 t fired, .

Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 60/557 25/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 2064219 m, 35740 m/sec, 9351324 t fired, .

Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 65/557 27/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 2240133 m, 35182 m/sec, 10100226 t fired, .

Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 70/557 28/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 2425092 m, 36991 m/sec, 10812890 t fired, .

Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 75/557 30/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 2620666 m, 39114 m/sec, 11542037 t fired, .

Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 80/557 32/32 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 2812584 m, 38383 m/sec, 12300730 t fired, .

Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 11 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 5 (type EXCL) for 0 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01
lola: time limit : 651 sec
lola: memory limit: 32 pages
lola: FINISHED task # 5 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01
lola: result : false
lola: markings : 816
lola: fired transitions : 1458
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 31 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12
lola: time limit : 1086 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12
lola: result : true
lola: markings : 228
lola: fired transitions : 227
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07
lola: time limit : 3259 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07
lola: result : true
lola: markings : 291
lola: fired transitions : 582
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-01: CONJ false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-02: F true state space / EG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-03: CTL unknown AGGR
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-04: CTL unknown AGGR
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-06: CTL unknown AGGR
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-07: CTL true CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-08: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-09: CTL unknown AGGR
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-10: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-12: CONJ false state space /EFEG
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-13: CTL false CTL model checker
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-14: CTL unknown AGGR
FamilyReunion-COL-L00010M0001C001P001G001-CTLFireability-15: CTL unknown AGGR


Time elapsed: 341 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00010M0001C001P001G001"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FamilyReunion-COL-L00010M0001C001P001G001, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852900298"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00010M0001C001P001G001.tgz
mv FamilyReunion-COL-L00010M0001C001P001G001 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;