Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852800290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-50000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852800290
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 7.0K Feb 25 19:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 25 19:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 19:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 19:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 19:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Feb 25 19:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 25 19:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 19:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-50000-CTLFireability-00
FORMULA_NAME FMS-PT-50000-CTLFireability-01
FORMULA_NAME FMS-PT-50000-CTLFireability-02
FORMULA_NAME FMS-PT-50000-CTLFireability-03
FORMULA_NAME FMS-PT-50000-CTLFireability-04
FORMULA_NAME FMS-PT-50000-CTLFireability-05
FORMULA_NAME FMS-PT-50000-CTLFireability-06
FORMULA_NAME FMS-PT-50000-CTLFireability-07
FORMULA_NAME FMS-PT-50000-CTLFireability-08
FORMULA_NAME FMS-PT-50000-CTLFireability-09
FORMULA_NAME FMS-PT-50000-CTLFireability-10
FORMULA_NAME FMS-PT-50000-CTLFireability-11
FORMULA_NAME FMS-PT-50000-CTLFireability-12
FORMULA_NAME FMS-PT-50000-CTLFireability-13
FORMULA_NAME FMS-PT-50000-CTLFireability-14
FORMULA_NAME FMS-PT-50000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678447358989

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-50000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:22:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 11:22:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:22:40] [INFO ] Load time of PNML (sax parser for PT used): 21 ms
[2023-03-10 11:22:40] [INFO ] Transformed 22 places.
[2023-03-10 11:22:40] [INFO ] Transformed 20 transitions.
[2023-03-10 11:22:40] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 77 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:22:40] [INFO ] Computed 6 place invariants in 5 ms
[2023-03-10 11:22:40] [INFO ] Implicit Places using invariants in 136 ms returned []
[2023-03-10 11:22:40] [INFO ] Invariant cache hit.
[2023-03-10 11:22:40] [INFO ] Implicit Places using invariants and state equation in 55 ms returned []
Implicit Place search using SMT with State Equation took 217 ms to find 0 implicit places.
[2023-03-10 11:22:40] [INFO ] Invariant cache hit.
[2023-03-10 11:22:40] [INFO ] Dead Transitions using invariants and state equation in 42 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 268 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:22:41] [INFO ] Flatten gal took : 14 ms
[2023-03-10 11:22:41] [INFO ] Flatten gal took : 5 ms
[2023-03-10 11:22:41] [INFO ] Input system was already deterministic with 20 transitions.
Incomplete random walk after 50001 steps, including 0 resets, run finished after 38 ms. (steps per millisecond=1315 ) properties (out of 45) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=21 ) properties (out of 42) seen :26
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 14) seen :3
Running SMT prover for 11 properties.
[2023-03-10 11:22:41] [INFO ] Invariant cache hit.
[2023-03-10 11:22:41] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:22:41] [INFO ] After 84ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:11
[2023-03-10 11:22:41] [INFO ] [Nat]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:22:41] [INFO ] After 24ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :11
[2023-03-10 11:22:41] [INFO ] After 68ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :11
Attempting to minimize the solution found.
Minimization took 23 ms.
[2023-03-10 11:22:41] [INFO ] After 160ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :11
Fused 11 Parikh solutions to 7 different solutions.
Parikh walk visited 1 properties in 14002 ms.
Support contains 15 out of 22 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 22/22 places, 20/20 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 21 transition count 19
Applied a total of 2 rules in 7 ms. Remains 21 /22 variables (removed 1) and now considering 19/20 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7 ms. Remains : 21/22 places, 19/20 transitions.
Incomplete random walk after 50001 steps, including 0 resets, run finished after 21 ms. (steps per millisecond=2381 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 10) seen :0
Interrupted probabilistic random walk after 196677 steps, run timeout after 3001 ms. (steps per millisecond=65 ) properties seen :{}
Probabilistic random walk after 196677 steps, saw 144677 distinct states, run finished after 3002 ms. (steps per millisecond=65 ) properties seen :0
Running SMT prover for 10 properties.
// Phase 1: matrix 19 rows 21 cols
[2023-03-10 11:22:59] [INFO ] Computed 6 place invariants in 2 ms
[2023-03-10 11:22:59] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:22:59] [INFO ] After 41ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:10
[2023-03-10 11:22:59] [INFO ] [Nat]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:22:59] [INFO ] After 23ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :10
[2023-03-10 11:22:59] [INFO ] After 72ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :10
Attempting to minimize the solution found.
Minimization took 15 ms.
[2023-03-10 11:22:59] [INFO ] After 126ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :10
Fused 10 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 12000 ms.
Support contains 15 out of 21 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 21/21 places, 19/19 transitions.
Applied a total of 0 rules in 2 ms. Remains 21 /21 variables (removed 0) and now considering 19/19 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 21/21 places, 19/19 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 21/21 places, 19/19 transitions.
Applied a total of 0 rules in 1 ms. Remains 21 /21 variables (removed 0) and now considering 19/19 (removed 0) transitions.
[2023-03-10 11:23:11] [INFO ] Invariant cache hit.
[2023-03-10 11:23:11] [INFO ] Implicit Places using invariants in 29 ms returned []
[2023-03-10 11:23:11] [INFO ] Invariant cache hit.
[2023-03-10 11:23:11] [INFO ] Implicit Places using invariants and state equation in 31 ms returned []
Implicit Place search using SMT with State Equation took 63 ms to find 0 implicit places.
[2023-03-10 11:23:11] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-10 11:23:11] [INFO ] Invariant cache hit.
[2023-03-10 11:23:11] [INFO ] Dead Transitions using invariants and state equation in 26 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 97 ms. Remains : 21/21 places, 19/19 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 21 transition count 18
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 20 transition count 18
Applied a total of 2 rules in 1 ms. Remains 20 /21 variables (removed 1) and now considering 18/19 (removed 1) transitions.
Running SMT prover for 10 properties.
// Phase 1: matrix 18 rows 20 cols
[2023-03-10 11:23:11] [INFO ] Computed 6 place invariants in 1 ms
[2023-03-10 11:23:11] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:23:11] [INFO ] After 37ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:10
[2023-03-10 11:23:11] [INFO ] [Nat]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:23:11] [INFO ] After 19ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :10
[2023-03-10 11:23:11] [INFO ] After 40ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :10
Attempting to minimize the solution found.
Minimization took 19 ms.
[2023-03-10 11:23:11] [INFO ] After 98ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :10
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 5 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 17
Reduce places removed 4 places and 0 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 6 rules applied. Total rules applied 9 place count 18 transition count 15
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 11 place count 16 transition count 15
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 11 place count 16 transition count 13
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 15 place count 14 transition count 13
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 18 place count 12 transition count 12
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 19 place count 12 transition count 12
Applied a total of 19 rules in 4 ms. Remains 12 /22 variables (removed 10) and now considering 12/20 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 12/22 places, 12/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 12 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 21 transition count 19
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 5 Pre rules applied. Total rules applied 2 place count 21 transition count 14
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 12 rules applied. Total rules applied 14 place count 14 transition count 14
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 17 place count 12 transition count 13
Applied a total of 17 rules in 2 ms. Remains 12 /22 variables (removed 10) and now considering 13/20 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 12/22 places, 13/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 13 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 22 transition count 18
Reduce places removed 3 places and 0 transitions.
Graph (trivial) has 7 edges and 19 vertex of which 3 / 19 are part of one of the 1 SCC in 2 ms
Free SCC test removed 2 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 5 rules applied. Total rules applied 7 place count 17 transition count 17
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 10 place count 16 transition count 15
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 10 place count 16 transition count 14
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 12 place count 15 transition count 14
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 15 place count 13 transition count 13
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 16 place count 13 transition count 13
Applied a total of 16 rules in 5 ms. Remains 13 /22 variables (removed 9) and now considering 13/20 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 13/22 places, 13/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 13 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 8 places and 0 transitions.
Graph (trivial) has 11 edges and 14 vertex of which 6 / 14 are part of one of the 2 SCC in 0 ms
Free SCC test removed 4 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 10 rules applied. Total rules applied 15 place count 10 transition count 14
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 7 rules applied. Total rules applied 22 place count 8 transition count 9
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 23 place count 7 transition count 9
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 23 place count 7 transition count 8
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 25 place count 6 transition count 8
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 26 place count 6 transition count 7
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 26 place count 6 transition count 6
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 3 rules applied. Total rules applied 29 place count 4 transition count 6
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 30 place count 3 transition count 5
Iterating global reduction 4 with 1 rules applied. Total rules applied 31 place count 3 transition count 5
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 2 rules applied. Total rules applied 33 place count 3 transition count 3
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 34 place count 2 transition count 3
Applied a total of 34 rules in 3 ms. Remains 2 /22 variables (removed 20) and now considering 3/20 (removed 17) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 2/22 places, 3/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Input system was already deterministic with 20 transitions.
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:23:11] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:23:11] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-10 11:23:11] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 20 transitions and 50 arcs took 0 ms.
Total runtime 31474 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FMS-PT-50000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA FMS-PT-50000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678447508214

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 23 (type EXCL) for 22 FMS-PT-50000-CTLFireability-06
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:717
lola: rewrite Frontend/Parser/formula_rewrite.k:689
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 6/189 13/32 FMS-PT-50000-CTLFireability-06 2688159 m, 537631 m/sec, 8064639 t fired, .

Time elapsed: 6 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 11/189 25/32 FMS-PT-50000-CTLFireability-06 5295457 m, 521459 m/sec, 15886691 t fired, .

Time elapsed: 11 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for FMS-PT-50000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 16 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 49 FMS-PT-50000-CTLFireability-15
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for FMS-PT-50000-CTLFireability-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 49 FMS-PT-50000-CTLFireability-15
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for FMS-PT-50000-CTLFireability-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 FMS-PT-50000-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for FMS-PT-50000-CTLFireability-14
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 FMS-PT-50000-CTLFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for FMS-PT-50000-CTLFireability-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 FMS-PT-50000-CTLFireability-10
lola: time limit : 275 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/275 32/32 FMS-PT-50000-CTLFireability-10 6873715 m, 1374743 m/sec, 6873985 t fired, .

Time elapsed: 21 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for FMS-PT-50000-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 FMS-PT-50000-CTLFireability-09
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for FMS-PT-50000-CTLFireability-09
lola: result : true
lola: markings : 800011
lola: fired transitions : 1050025
lola: time used : 0.000000
lola: memory pages used : 4
lola: LAUNCH task # 29 (type EXCL) for 28 FMS-PT-50000-CTLFireability-08
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/324 15/32 FMS-PT-50000-CTLFireability-08 3217897 m, 643579 m/sec, 7141757 t fired, .

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 10/324 30/32 FMS-PT-50000-CTLFireability-08 6910608 m, 738542 m/sec, 15658414 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for FMS-PT-50000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 FMS-PT-50000-CTLFireability-07
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for FMS-PT-50000-CTLFireability-07
lola: result : true
lola: markings : 1049995
lola: fired transitions : 1649992
lola: time used : 1.000000
lola: memory pages used : 5
lola: LAUNCH task # 20 (type EXCL) for 19 FMS-PT-50000-CTLFireability-05
lola: time limit : 395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 4/395 14/32 FMS-PT-50000-CTLFireability-05 2850559 m, 570111 m/sec, 6210906 t fired, .

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 9/395 27/32 FMS-PT-50000-CTLFireability-05 5754184 m, 580725 m/sec, 13456536 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for FMS-PT-50000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-50000-CTLFireability-01
lola: time limit : 443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/443 32/32 FMS-PT-50000-CTLFireability-01 6894631 m, 1378926 m/sec, 6894834 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for FMS-PT-50000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-50000-CTLFireability-00
lola: time limit : 504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/504 26/32 FMS-PT-50000-CTLFireability-00 5512606 m, 1102521 m/sec, 5712707 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for FMS-PT-50000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 12 (type EXCL) for 9 FMS-PT-50000-CTLFireability-03
lola: time limit : 587 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for FMS-PT-50000-CTLFireability-03
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 FMS-PT-50000-CTLFireability-11
lola: time limit : 704 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for FMS-PT-50000-CTLFireability-11
lola: result : true
lola: markings : 100001
lola: fired transitions : 200002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 FMS-PT-50000-CTLFireability-12
lola: time limit : 881 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for FMS-PT-50000-CTLFireability-12
lola: result : true
lola: markings : 1
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 FMS-PT-50000-CTLFireability-04
lola: time limit : 1174 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/1174 13/32 FMS-PT-50000-CTLFireability-04 2641276 m, 528255 m/sec, 8519515 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/1174 24/32 FMS-PT-50000-CTLFireability-04 5100887 m, 491922 m/sec, 16703356 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for FMS-PT-50000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 9 FMS-PT-50000-CTLFireability-03
lola: time limit : 1754 sec
lola: memory limit: 32 pages
lola: CANCELED task # 14 (type EXCL) for FMS-PT-50000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 0 0 3 0 1 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-50000-CTLFireability-02
lola: time limit : 3504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 0 0 3 0 1 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/3504 11/32 FMS-PT-50000-CTLFireability-02 2467214 m, 493442 m/sec, 5884678 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 0 0 3 0 1 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/3504 21/32 FMS-PT-50000-CTLFireability-02 4662566 m, 439070 m/sec, 11552939 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 0 0 3 0 1 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/3504 31/32 FMS-PT-50000-CTLFireability-02 7112741 m, 490035 m/sec, 17325284 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FMS-PT-50000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 0 0 3 0 1 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-00: CTL unknown AGGR
FMS-PT-50000-CTLFireability-01: CTL unknown AGGR
FMS-PT-50000-CTLFireability-02: CTL unknown AGGR
FMS-PT-50000-CTLFireability-03: CONJ unknown CONJ
FMS-PT-50000-CTLFireability-04: CTL unknown AGGR
FMS-PT-50000-CTLFireability-05: CTL unknown AGGR
FMS-PT-50000-CTLFireability-06: CTL unknown AGGR
FMS-PT-50000-CTLFireability-07: CTL true CTL model checker
FMS-PT-50000-CTLFireability-08: CTL unknown AGGR
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-10: CTL unknown AGGR
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true state space / EXER


Time elapsed: 116 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-50000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-50000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852800290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-50000.tgz
mv FMS-PT-50000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;