About the Execution of LoLa+red for FMS-PT-00500
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4725.264 | 149162.00 | 132558.00 | 786.10 | T?F?T???T??T??TF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852800242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-00500, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852800242
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 6.3K Feb 25 20:15 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 25 20:15 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 20:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 20:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 20:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 119K Feb 25 20:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 20:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Feb 25 20:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00500-CTLFireability-00
FORMULA_NAME FMS-PT-00500-CTLFireability-01
FORMULA_NAME FMS-PT-00500-CTLFireability-02
FORMULA_NAME FMS-PT-00500-CTLFireability-03
FORMULA_NAME FMS-PT-00500-CTLFireability-04
FORMULA_NAME FMS-PT-00500-CTLFireability-05
FORMULA_NAME FMS-PT-00500-CTLFireability-06
FORMULA_NAME FMS-PT-00500-CTLFireability-07
FORMULA_NAME FMS-PT-00500-CTLFireability-08
FORMULA_NAME FMS-PT-00500-CTLFireability-09
FORMULA_NAME FMS-PT-00500-CTLFireability-10
FORMULA_NAME FMS-PT-00500-CTLFireability-11
FORMULA_NAME FMS-PT-00500-CTLFireability-12
FORMULA_NAME FMS-PT-00500-CTLFireability-13
FORMULA_NAME FMS-PT-00500-CTLFireability-14
FORMULA_NAME FMS-PT-00500-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678446795248
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-00500
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:13:16] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 11:13:16] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:13:17] [INFO ] Load time of PNML (sax parser for PT used): 320 ms
[2023-03-10 11:13:17] [INFO ] Transformed 22 places.
[2023-03-10 11:13:17] [INFO ] Transformed 20 transitions.
[2023-03-10 11:13:17] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 382 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 1 formulas.
FORMULA FMS-PT-00500-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:13:17] [INFO ] Computed 6 place invariants in 8 ms
[2023-03-10 11:13:17] [INFO ] Implicit Places using invariants in 140 ms returned []
[2023-03-10 11:13:17] [INFO ] Invariant cache hit.
[2023-03-10 11:13:17] [INFO ] Implicit Places using invariants and state equation in 45 ms returned []
Implicit Place search using SMT with State Equation took 210 ms to find 0 implicit places.
[2023-03-10 11:13:17] [INFO ] Invariant cache hit.
[2023-03-10 11:13:17] [INFO ] Dead Transitions using invariants and state equation in 36 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 255 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 14 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Incomplete random walk after 10277 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=285 ) properties (out of 42) seen :40
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-10 11:13:17] [INFO ] Invariant cache hit.
[2023-03-10 11:13:17] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:13:17] [INFO ] After 41ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 11:13:17] [INFO ] [Nat]Absence check using 6 positive place invariants in 2 ms returned sat
[2023-03-10 11:13:17] [INFO ] After 14ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-10 11:13:17] [INFO ] After 23ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-10 11:13:17] [INFO ] After 70ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Finished Parikh walk after 2052 steps, including 0 resets, run visited all 1 properties in 10 ms. (steps per millisecond=205 )
Parikh walk visited 1 properties in 10 ms.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 5 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 17
Reduce places removed 4 places and 0 transitions.
Graph (trivial) has 9 edges and 18 vertex of which 3 / 18 are part of one of the 1 SCC in 1 ms
Free SCC test removed 2 places
Iterating post reduction 1 with 5 rules applied. Total rules applied 8 place count 16 transition count 17
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 10 place count 16 transition count 15
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 10 place count 16 transition count 13
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 14 place count 14 transition count 13
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 19 place count 11 transition count 11
Applied a total of 19 rules in 9 ms. Remains 11 /22 variables (removed 11) and now considering 11/20 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 9 ms. Remains : 11/22 places, 11/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 2 rules applied. Total rules applied 3 place count 21 transition count 18
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 4 place count 20 transition count 18
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 4 place count 20 transition count 15
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 7 rules applied. Total rules applied 11 place count 16 transition count 15
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 12 place count 16 transition count 15
Applied a total of 12 rules in 3 ms. Remains 16 /22 variables (removed 6) and now considering 15/20 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 16/22 places, 15/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 21 transition count 19
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 2 place count 21 transition count 18
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 4 place count 20 transition count 18
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 7 place count 18 transition count 17
Applied a total of 7 rules in 3 ms. Remains 18 /22 variables (removed 4) and now considering 17/20 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 18/22 places, 17/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 17 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 22 transition count 18
Reduce places removed 3 places and 0 transitions.
Graph (trivial) has 8 edges and 19 vertex of which 6 / 19 are part of one of the 2 SCC in 0 ms
Free SCC test removed 4 places
Iterating post reduction 1 with 4 rules applied. Total rules applied 6 place count 15 transition count 18
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 5 rules applied. Total rules applied 11 place count 14 transition count 14
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 11 place count 14 transition count 11
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 7 rules applied. Total rules applied 18 place count 10 transition count 11
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 20 place count 9 transition count 10
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 21 place count 9 transition count 9
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 21 place count 9 transition count 8
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 23 place count 8 transition count 8
Applied a total of 23 rules in 3 ms. Remains 8 /22 variables (removed 14) and now considering 8/20 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 8/22 places, 8/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 8 places and 0 transitions.
Graph (trivial) has 11 edges and 14 vertex of which 6 / 14 are part of one of the 2 SCC in 0 ms
Free SCC test removed 4 places
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 1 with 12 rules applied. Total rules applied 17 place count 10 transition count 12
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 25 place count 6 transition count 8
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 25 place count 6 transition count 7
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 27 place count 5 transition count 7
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 28 place count 5 transition count 6
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 28 place count 5 transition count 5
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 31 place count 3 transition count 5
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 3 with 1 rules applied. Total rules applied 32 place count 3 transition count 4
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 33 place count 2 transition count 4
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 5 with 1 rules applied. Total rules applied 34 place count 2 transition count 3
Applied a total of 34 rules in 2 ms. Remains 2 /22 variables (removed 20) and now considering 3/20 (removed 17) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 2/22 places, 3/20 transitions.
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:13:17] [INFO ] Input system was already deterministic with 3 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA FMS-PT-00500-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:17] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 1 ms.
[2023-03-10 11:13:17] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 20 transitions and 50 arcs took 0 ms.
Total runtime 1308 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FMS-PT-00500
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability
FORMULA FMS-PT-00500-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00500-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00500-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00500-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00500-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678446944410
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 15 (type EXCL) for 14 FMS-PT-00500-CTLFireability-02
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 15 (type EXCL) for FMS-PT-00500-CTLFireability-02
lola: result : false
lola: markings : 6503
lola: fired transitions : 8007
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 FMS-PT-00500-CTLFireability-12
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/240 31/32 FMS-PT-00500-CTLFireability-12 7060593 m, 1412118 m/sec, 7087092 t fired, .
Time elapsed: 5 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 45 (type EXCL) for FMS-PT-00500-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 39 (type EXCL) for 38 FMS-PT-00500-CTLFireability-10
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/256 18/32 FMS-PT-00500-CTLFireability-10 4173057 m, 834611 m/sec, 7879297 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 39 (type EXCL) for FMS-PT-00500-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 36 (type EXCL) for 35 FMS-PT-00500-CTLFireability-09
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: CANCELED task # 36 (type EXCL) for FMS-PT-00500-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 33 (type EXCL) for 32 FMS-PT-00500-CTLFireability-08
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for FMS-PT-00500-CTLFireability-08
lola: result : true
lola: markings : 1633252
lola: fired transitions : 2259501
lola: time used : 1.000000
lola: memory pages used : 8
lola: LAUNCH task # 30 (type EXCL) for 29 FMS-PT-00500-CTLFireability-07
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 4/324 15/32 FMS-PT-00500-CTLFireability-07 3581718 m, 716343 m/sec, 4947499 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 30 (type EXCL) for FMS-PT-00500-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 27 (type EXCL) for 26 FMS-PT-00500-CTLFireability-06
lola: time limit : 356 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/356 31/32 FMS-PT-00500-CTLFireability-06 7089635 m, 1417927 m/sec, 7304380 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 27 (type EXCL) for FMS-PT-00500-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 24 (type EXCL) for 23 FMS-PT-00500-CTLFireability-05
lola: time limit : 395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/395 21/32 FMS-PT-00500-CTLFireability-05 5019656 m, 1003931 m/sec, 6999664 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 24 (type EXCL) for FMS-PT-00500-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 12 (type EXCL) for 11 FMS-PT-00500-CTLFireability-01
lola: time limit : 443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/443 14/32 FMS-PT-00500-CTLFireability-01 3321554 m, 664310 m/sec, 7524099 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/443 27/32 FMS-PT-00500-CTLFireability-01 6449854 m, 625660 m/sec, 13912261 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 12 (type EXCL) for FMS-PT-00500-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-00: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 9 (type EXCL) for 0 FMS-PT-00500-CTLFireability-00
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for FMS-PT-00500-CTLFireability-00
lola: result : true
lola: markings : 8508
lola: fired transitions : 18018
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 0 FMS-PT-00500-CTLFireability-00
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for FMS-PT-00500-CTLFireability-00
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 FMS-PT-00500-CTLFireability-04
lola: time limit : 882 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for FMS-PT-00500-CTLFireability-04
lola: result : true
lola: markings : 502006
lola: fired transitions : 1129762
lola: time used : 0.000000
lola: memory pages used : 3
lola: LAUNCH task # 18 (type EXCL) for 17 FMS-PT-00500-CTLFireability-03
lola: time limit : 1176 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/1176 4/32 FMS-PT-00500-CTLFireability-03 913148 m, 182629 m/sec, 8278962 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/1176 8/32 FMS-PT-00500-CTLFireability-03 1878901 m, 193150 m/sec, 17328832 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/1176 12/32 FMS-PT-00500-CTLFireability-03 2846890 m, 193597 m/sec, 26437068 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/1176 16/32 FMS-PT-00500-CTLFireability-03 3783762 m, 187374 m/sec, 35288741 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/1176 20/32 FMS-PT-00500-CTLFireability-03 4721992 m, 187646 m/sec, 44184694 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/1176 24/32 FMS-PT-00500-CTLFireability-03 5648313 m, 185264 m/sec, 52977159 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/1176 27/32 FMS-PT-00500-CTLFireability-03 6608562 m, 192049 m/sec, 62037290 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 40/1176 31/32 FMS-PT-00500-CTLFireability-03 7579345 m, 194156 m/sec, 71146441 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 18 (type EXCL) for FMS-PT-00500-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 42 (type EXCL) for 41 FMS-PT-00500-CTLFireability-11
lola: time limit : 1742 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for FMS-PT-00500-CTLFireability-11
lola: result : true
lola: markings : 6002
lola: fired transitions : 9020
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 FMS-PT-00500-CTLFireability-13
lola: time limit : 3485 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
FMS-PT-00500-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/3485 7/32 FMS-PT-00500-CTLFireability-13 1572801 m, 314560 m/sec, 9391866 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
FMS-PT-00500-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/3485 13/32 FMS-PT-00500-CTLFireability-13 2957791 m, 276998 m/sec, 18029043 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
FMS-PT-00500-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/3485 18/32 FMS-PT-00500-CTLFireability-13 4242759 m, 256993 m/sec, 26173034 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
FMS-PT-00500-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/3485 23/32 FMS-PT-00500-CTLFireability-13 5501504 m, 251749 m/sec, 34095900 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
FMS-PT-00500-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/3485 28/32 FMS-PT-00500-CTLFireability-13 6739116 m, 247522 m/sec, 41989794 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 48 (type EXCL) for FMS-PT-00500-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
FMS-PT-00500-CTLFireability-11: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLFireability-00: DISJ true DISJ
FMS-PT-00500-CTLFireability-01: CTL unknown AGGR
FMS-PT-00500-CTLFireability-02: CTL false CTL model checker
FMS-PT-00500-CTLFireability-03: CTL unknown AGGR
FMS-PT-00500-CTLFireability-04: CTL true CTL model checker
FMS-PT-00500-CTLFireability-05: CTL unknown AGGR
FMS-PT-00500-CTLFireability-06: CTL unknown AGGR
FMS-PT-00500-CTLFireability-07: CTL unknown AGGR
FMS-PT-00500-CTLFireability-08: CTL true CTL model checker
FMS-PT-00500-CTLFireability-09: CTL unknown AGGR
FMS-PT-00500-CTLFireability-10: CTL unknown AGGR
FMS-PT-00500-CTLFireability-11: CTL true CTL model checker
FMS-PT-00500-CTLFireability-12: CTL unknown AGGR
FMS-PT-00500-CTLFireability-13: CTL unknown AGGR
Time elapsed: 145 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00500"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-00500, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852800242"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00500.tgz
mv FMS-PT-00500 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;