fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r167-tall-167838852800241
Last Updated
May 14, 2023

About the Execution of LoLa+red for FMS-PT-00500

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4144.796 121127.00 114830.00 690.80 ??FT???TTFTF?T?F normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852800241.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-00500, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852800241
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 6.3K Feb 25 20:15 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 25 20:15 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 20:13 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 20:13 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 20:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 119K Feb 25 20:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 20:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Feb 25 20:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00500-CTLCardinality-00
FORMULA_NAME FMS-PT-00500-CTLCardinality-01
FORMULA_NAME FMS-PT-00500-CTLCardinality-02
FORMULA_NAME FMS-PT-00500-CTLCardinality-03
FORMULA_NAME FMS-PT-00500-CTLCardinality-04
FORMULA_NAME FMS-PT-00500-CTLCardinality-05
FORMULA_NAME FMS-PT-00500-CTLCardinality-06
FORMULA_NAME FMS-PT-00500-CTLCardinality-07
FORMULA_NAME FMS-PT-00500-CTLCardinality-08
FORMULA_NAME FMS-PT-00500-CTLCardinality-09
FORMULA_NAME FMS-PT-00500-CTLCardinality-10
FORMULA_NAME FMS-PT-00500-CTLCardinality-11
FORMULA_NAME FMS-PT-00500-CTLCardinality-12
FORMULA_NAME FMS-PT-00500-CTLCardinality-13
FORMULA_NAME FMS-PT-00500-CTLCardinality-14
FORMULA_NAME FMS-PT-00500-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678446791015

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-00500
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:13:12] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 11:13:12] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:13:12] [INFO ] Load time of PNML (sax parser for PT used): 21 ms
[2023-03-10 11:13:12] [INFO ] Transformed 22 places.
[2023-03-10 11:13:12] [INFO ] Transformed 20 transitions.
[2023-03-10 11:13:12] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 76 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 12 ms.
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:13:12] [INFO ] Computed 6 place invariants in 6 ms
[2023-03-10 11:13:12] [INFO ] Implicit Places using invariants in 139 ms returned []
[2023-03-10 11:13:12] [INFO ] Invariant cache hit.
[2023-03-10 11:13:12] [INFO ] Implicit Places using invariants and state equation in 38 ms returned []
Implicit Place search using SMT with State Equation took 205 ms to find 0 implicit places.
[2023-03-10 11:13:12] [INFO ] Invariant cache hit.
[2023-03-10 11:13:12] [INFO ] Dead Transitions using invariants and state equation in 37 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 251 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:13:13] [INFO ] Flatten gal took : 18 ms
[2023-03-10 11:13:13] [INFO ] Flatten gal took : 5 ms
[2023-03-10 11:13:13] [INFO ] Input system was already deterministic with 20 transitions.
Incomplete random walk after 10109 steps, including 2 resets, run finished after 107 ms. (steps per millisecond=94 ) properties (out of 73) seen :37
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 36) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 35) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 34) seen :0
Running SMT prover for 34 properties.
[2023-03-10 11:13:13] [INFO ] Invariant cache hit.
[2023-03-10 11:13:13] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:13:13] [INFO ] After 116ms SMT Verify possible using all constraints in real domain returned unsat :6 sat :0 real:28
[2023-03-10 11:13:13] [INFO ] [Nat]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:13:13] [INFO ] After 53ms SMT Verify possible using state equation in natural domain returned unsat :12 sat :22
[2023-03-10 11:13:14] [INFO ] After 103ms SMT Verify possible using trap constraints in natural domain returned unsat :12 sat :22
Attempting to minimize the solution found.
Minimization took 34 ms.
[2023-03-10 11:13:14] [INFO ] After 222ms SMT Verify possible using all constraints in natural domain returned unsat :12 sat :22
Fused 34 Parikh solutions to 22 different solutions.
Finished Parikh walk after 4036 steps, including 0 resets, run visited all 1 properties in 6 ms. (steps per millisecond=672 )
Parikh walk visited 22 properties in 1486 ms.
Successfully simplified 12 atomic propositions for a total of 16 simplifications.
FORMULA FMS-PT-00500-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FMS-PT-00500-CTLCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 2 rules applied. Total rules applied 3 place count 21 transition count 18
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 4 place count 20 transition count 18
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 4 place count 20 transition count 16
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 8 place count 18 transition count 16
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 3 rules applied. Total rules applied 11 place count 16 transition count 15
Applied a total of 11 rules in 8 ms. Remains 16 /22 variables (removed 6) and now considering 15/20 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 16/22 places, 15/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 21 transition count 19
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 2 place count 21 transition count 17
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 2 with 5 rules applied. Total rules applied 7 place count 18 transition count 17
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 3 rules applied. Total rules applied 10 place count 16 transition count 16
Applied a total of 10 rules in 2 ms. Remains 16 /22 variables (removed 6) and now considering 16/20 (removed 4) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 16/22 places, 16/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 16 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 3 rules applied. Total rules applied 4 place count 20 transition count 18
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 5 place count 19 transition count 18
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 5 place count 19 transition count 15
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 3 with 7 rules applied. Total rules applied 12 place count 15 transition count 15
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 13 place count 15 transition count 15
Applied a total of 13 rules in 3 ms. Remains 15 /22 variables (removed 7) and now considering 15/20 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 15/22 places, 15/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 8 places and 0 transitions.
Graph (trivial) has 10 edges and 14 vertex of which 6 / 14 are part of one of the 2 SCC in 1 ms
Free SCC test removed 4 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 11 rules applied. Total rules applied 16 place count 10 transition count 13
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 8 rules applied. Total rules applied 24 place count 8 transition count 7
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 26 place count 6 transition count 7
Applied a total of 26 rules in 4 ms. Remains 6 /22 variables (removed 16) and now considering 7/20 (removed 13) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 6/22 places, 7/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 7 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 9 edges and 16 vertex of which 3 / 16 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 8 rules applied. Total rules applied 12 place count 14 transition count 15
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 6 rules applied. Total rules applied 18 place count 12 transition count 11
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 21 place count 9 transition count 11
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 21 place count 9 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 23 place count 8 transition count 10
Applied a total of 23 rules in 2 ms. Remains 8 /22 variables (removed 14) and now considering 10/20 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 8/22 places, 10/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 21 transition count 19
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 2 place count 21 transition count 18
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 4 place count 20 transition count 18
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 5 place count 20 transition count 18
Applied a total of 5 rules in 3 ms. Remains 20 /22 variables (removed 2) and now considering 18/20 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 20/22 places, 18/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Input system was already deterministic with 20 transitions.
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:13:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:13:15] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 3 ms.
[2023-03-10 11:13:15] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 20 transitions and 50 arcs took 1 ms.
Total runtime 3327 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FMS-PT-00500
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375

FORMULA FMS-PT-00500-CTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-00500-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-00500-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-00500-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-00500-CTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-00500-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-00500-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678446912142

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:203
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-00500-CTLCardinality-00
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 55 (type FNDP) for 21 FMS-PT-00500-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 21 FMS-PT-00500-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type SRCH) for 21 FMS-PT-00500-CTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 59 (type SRCH) for FMS-PT-00500-CTLCardinality-08
lola: result : unknown
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type FNDP) for 31 FMS-PT-00500-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type FNDP) for FMS-PT-00500-CTLCardinality-08
lola: result : true
lola: fired transitions : 127
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 56 (type EQUN) for FMS-PT-00500-CTLCardinality-08 (obsolete)
lola: LAUNCH task # 54 (type EQUN) for 31 FMS-PT-00500-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 31 FMS-PT-00500-CTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 53 (type FNDP) for FMS-PT-00500-CTLCardinality-11
lola: result : true
lola: fired transitions : 259
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for FMS-PT-00500-CTLCardinality-11 (obsolete)
lola: CANCELED task # 60 (type SRCH) for FMS-PT-00500-CTLCardinality-11 (obsolete)
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/375/CTLCardinality-54.sara.
sara: place or transition ordering is non-deterministic

sara: try reading problem file /home/mcc/execution/375/CTLCardinality-56.sara.

lola: FINISHED task # 54 (type EQUN) for FMS-PT-00500-CTLCardinality-11
lola: result : true
lola: FINISHED task # 56 (type EQUN) for FMS-PT-00500-CTLCardinality-08
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-11: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/300 15/32 FMS-PT-00500-CTLCardinality-00 3620397 m, 724079 m/sec, 6681564 t fired, .

Time elapsed: 5 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for FMS-PT-00500-CTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-11: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 48 (type EXCL) for 47 FMS-PT-00500-CTLCardinality-15
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for FMS-PT-00500-CTLCardinality-15
lola: result : false
lola: markings : 760075
lola: fired transitions : 1016123
lola: time used : 1.000000
lola: memory pages used : 4
lola: LAUNCH task # 39 (type EXCL) for 38 FMS-PT-00500-CTLCardinality-12
lola: time limit : 358 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 4/358 19/32 FMS-PT-00500-CTLCardinality-12 4579516 m, 915903 m/sec, 6326449 t fired, .

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 9/358 29/32 FMS-PT-00500-CTLCardinality-12 7166538 m, 517404 m/sec, 13659252 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 14/358 29/32 FMS-PT-00500-CTLCardinality-12 7166538 m, 0 m/sec, 22010434 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 39 (type EXCL) for FMS-PT-00500-CTLCardinality-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 29 (type EXCL) for 28 FMS-PT-00500-CTLCardinality-10
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for FMS-PT-00500-CTLCardinality-10
lola: result : true
lola: markings : 5464
lola: fired transitions : 6285
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 FMS-PT-00500-CTLCardinality-06
lola: time limit : 446 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/446 13/32 FMS-PT-00500-CTLCardinality-06 3065100 m, 613020 m/sec, 5144952 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/446 21/32 FMS-PT-00500-CTLCardinality-06 4978913 m, 382762 m/sec, 8925667 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/446 28/32 FMS-PT-00500-CTLCardinality-06 6783794 m, 360976 m/sec, 12575969 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 16 (type EXCL) for FMS-PT-00500-CTLCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-13: SP ECTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-00500-CTLCardinality-03
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for FMS-PT-00500-CTLCardinality-03
lola: result : true
lola: markings : 1260502
lola: fired transitions : 1762500
lola: time used : 2.000000
lola: memory pages used : 6
lola: LAUNCH task # 51 (type EXCL) for 41 FMS-PT-00500-CTLCardinality-13
lola: time limit : 591 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for FMS-PT-00500-CTLCardinality-13
lola: result : false
lola: markings : 723569
lola: fired transitions : 1929154
lola: time used : 1.000000
lola: memory pages used : 5
lola: LAUNCH task # 19 (type EXCL) for 18 FMS-PT-00500-CTLCardinality-07
lola: time limit : 709 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for FMS-PT-00500-CTLCardinality-07
lola: result : true
lola: markings : 406233
lola: fired transitions : 986778
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 10 (type EXCL) for 9 FMS-PT-00500-CTLCardinality-04
lola: time limit : 886 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 1/886 4/32 FMS-PT-00500-CTLCardinality-04 856407 m, 171281 m/sec, 1877439 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 6/886 10/32 FMS-PT-00500-CTLCardinality-04 2274344 m, 283587 m/sec, 6674394 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 11/886 16/32 FMS-PT-00500-CTLCardinality-04 3595027 m, 264136 m/sec, 11146492 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 16/886 21/32 FMS-PT-00500-CTLCardinality-04 4864604 m, 253915 m/sec, 15489530 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 21/886 26/32 FMS-PT-00500-CTLCardinality-04 6085050 m, 244089 m/sec, 19657611 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 26/886 31/32 FMS-PT-00500-CTLCardinality-04 7300920 m, 243174 m/sec, 23846333 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for FMS-PT-00500-CTLCardinality-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 13 (type EXCL) for 12 FMS-PT-00500-CTLCardinality-05
lola: time limit : 1171 sec
lola: memory limit: 32 pages
lola: CANCELED task # 13 (type EXCL) for FMS-PT-00500-CTLCardinality-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 45 (type EXCL) for 44 FMS-PT-00500-CTLCardinality-14
lola: time limit : 1755 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 5/1755 16/32 FMS-PT-00500-CTLCardinality-14 3572968 m, 714593 m/sec, 6115796 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 10/1755 26/32 FMS-PT-00500-CTLCardinality-14 6074244 m, 500255 m/sec, 11079204 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 45 (type EXCL) for FMS-PT-00500-CTLCardinality-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-00500-CTLCardinality-01
lola: time limit : 3495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3495 30/32 FMS-PT-00500-CTLCardinality-01 6886987 m, 1377397 m/sec, 8142855 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for FMS-PT-00500-CTLCardinality-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00500-CTLCardinality-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-12: CTL 0 0 0 0 1 0 1 0
FMS-PT-00500-CTLCardinality-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00500-CTLCardinality-00: CTL unknown AGGR
FMS-PT-00500-CTLCardinality-01: CTL unknown AGGR
FMS-PT-00500-CTLCardinality-03: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-04: CTL unknown AGGR
FMS-PT-00500-CTLCardinality-05: CTL unknown AGGR
FMS-PT-00500-CTLCardinality-06: CTL unknown AGGR
FMS-PT-00500-CTLCardinality-07: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-08: DISJ true findpath
FMS-PT-00500-CTLCardinality-10: CTL true CTL model checker
FMS-PT-00500-CTLCardinality-11: CONJ false findpath
FMS-PT-00500-CTLCardinality-12: CTL unknown AGGR
FMS-PT-00500-CTLCardinality-13: SP ECTL true LTL model checker
FMS-PT-00500-CTLCardinality-14: CTL unknown AGGR
FMS-PT-00500-CTLCardinality-15: CTL false CTL model checker


Time elapsed: 115 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00500"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-00500, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852800241"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00500.tgz
mv FMS-PT-00500 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;