About the Execution of LoLa+red for FMS-PT-00200
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2804.428 | 98796.00 | 83759.00 | 2418.50 | F?TFTF???T?TTTFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852700234.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-00200, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852700234
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 452K
-rw-r--r-- 1 mcc users 8.3K Feb 25 20:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 25 20:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 20:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 25 20:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 20:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 25 20:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 25 20:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 20:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 17K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00200-CTLFireability-00
FORMULA_NAME FMS-PT-00200-CTLFireability-01
FORMULA_NAME FMS-PT-00200-CTLFireability-02
FORMULA_NAME FMS-PT-00200-CTLFireability-03
FORMULA_NAME FMS-PT-00200-CTLFireability-04
FORMULA_NAME FMS-PT-00200-CTLFireability-05
FORMULA_NAME FMS-PT-00200-CTLFireability-06
FORMULA_NAME FMS-PT-00200-CTLFireability-07
FORMULA_NAME FMS-PT-00200-CTLFireability-08
FORMULA_NAME FMS-PT-00200-CTLFireability-09
FORMULA_NAME FMS-PT-00200-CTLFireability-10
FORMULA_NAME FMS-PT-00200-CTLFireability-11
FORMULA_NAME FMS-PT-00200-CTLFireability-12
FORMULA_NAME FMS-PT-00200-CTLFireability-13
FORMULA_NAME FMS-PT-00200-CTLFireability-14
FORMULA_NAME FMS-PT-00200-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678446710175
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-00200
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:11:51] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 11:11:51] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:11:51] [INFO ] Load time of PNML (sax parser for PT used): 21 ms
[2023-03-10 11:11:51] [INFO ] Transformed 22 places.
[2023-03-10 11:11:51] [INFO ] Transformed 20 transitions.
[2023-03-10 11:11:51] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 77 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 2 formulas.
FORMULA FMS-PT-00200-CTLFireability-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FMS-PT-00200-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:11:51] [INFO ] Computed 6 place invariants in 8 ms
[2023-03-10 11:11:52] [INFO ] Implicit Places using invariants in 654 ms returned []
[2023-03-10 11:11:52] [INFO ] Invariant cache hit.
[2023-03-10 11:11:52] [INFO ] Implicit Places using invariants and state equation in 51 ms returned []
Implicit Place search using SMT with State Equation took 729 ms to find 0 implicit places.
[2023-03-10 11:11:52] [INFO ] Invariant cache hit.
[2023-03-10 11:11:52] [INFO ] Dead Transitions using invariants and state equation in 31 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 771 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 15 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Finished random walk after 2585 steps, including 0 resets, run visited all 34 properties in 28 ms. (steps per millisecond=92 )
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 11 edges and 16 vertex of which 9 / 16 are part of one of the 3 SCC in 2 ms
Free SCC test removed 6 places
Iterating post reduction 1 with 7 rules applied. Total rules applied 11 place count 10 transition count 16
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 18 place count 9 transition count 10
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 18 place count 9 transition count 9
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 20 place count 8 transition count 9
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 22 place count 7 transition count 8
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 24 place count 7 transition count 6
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 24 place count 7 transition count 4
Deduced a syphon composed of 2 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 29 place count 4 transition count 4
Applied a total of 29 rules in 12 ms. Remains 4 /22 variables (removed 18) and now considering 4/20 (removed 16) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 4/22 places, 4/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 4 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 7 places and 0 transitions.
Graph (trivial) has 11 edges and 15 vertex of which 9 / 15 are part of one of the 3 SCC in 0 ms
Free SCC test removed 6 places
Iterating post reduction 1 with 8 rules applied. Total rules applied 13 place count 9 transition count 15
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 20 place count 8 transition count 9
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 20 place count 8 transition count 7
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 25 place count 5 transition count 7
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 27 place count 5 transition count 5
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 27 place count 5 transition count 3
Deduced a syphon composed of 2 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 32 place count 2 transition count 3
Applied a total of 32 rules in 3 ms. Remains 2 /22 variables (removed 20) and now considering 3/20 (removed 17) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 2/22 places, 3/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 3 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA FMS-PT-00200-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:11:52] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 7 places and 0 transitions.
Graph (trivial) has 11 edges and 15 vertex of which 9 / 15 are part of one of the 3 SCC in 0 ms
Free SCC test removed 6 places
Iterating post reduction 1 with 8 rules applied. Total rules applied 13 place count 9 transition count 15
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 20 place count 8 transition count 9
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 20 place count 8 transition count 8
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 22 place count 7 transition count 8
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 24 place count 6 transition count 7
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 26 place count 6 transition count 5
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 26 place count 6 transition count 3
Deduced a syphon composed of 2 places in 0 ms
Application raised an uncaught exception Index 200 out of bounds for length 4
java.lang.IndexOutOfBoundsException: Index 200 out of bounds for length 4
at java.base/jdk.internal.util.Preconditions.outOfBounds(Preconditions.java:64)
at java.base/jdk.internal.util.Preconditions.outOfBoundsCheckIndex(Preconditions.java:70)
at java.base/jdk.internal.util.Preconditions.checkIndex(Preconditions.java:266)
at java.base/java.util.Objects.checkIndex(Objects.java:359)
at java.base/java.util.ArrayList.get(ArrayList.java:427)
at fr.lip6.move.gal.structural.StructuralReduction.ensureUnique(StructuralReduction.java:916)
at fr.lip6.move.gal.structural.StructuralReduction.ruleReducePlaces(StructuralReduction.java:1056)
at fr.lip6.move.gal.structural.StructuralReduction.reduce(StructuralReduction.java:240)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:452)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:649)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
Total runtime 1275 ms.
starting LoLA
BK_INPUT FMS-PT-00200
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA FMS-PT-00200-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00200-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678446808971
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-00200-CTLFireability-01
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 52 (type FNDP) for 12 FMS-PT-00200-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 12 FMS-PT-00200-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type SRCH) for 12 FMS-PT-00200-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type SRCH) for FMS-PT-00200-CTLFireability-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: CANCELED task # 52 (type FNDP) for FMS-PT-00200-CTLFireability-04 (obsolete)
lola: CANCELED task # 53 (type EQUN) for FMS-PT-00200-CTLFireability-04 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 52 (type FNDP) for FMS-PT-00200-CTLFireability-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:746
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 57 (type FNDP) for 31 FMS-PT-00200-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 31 FMS-PT-00200-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 31 FMS-PT-00200-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type EQUN) for FMS-PT-00200-CTLFireability-04
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 60 (type SRCH) for FMS-PT-00200-CTLFireability-09
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 57 (type FNDP) for FMS-PT-00200-CTLFireability-09 (obsolete)
lola: CANCELED task # 58 (type EQUN) for FMS-PT-00200-CTLFireability-09 (obsolete)
lola: FINISHED task # 57 (type FNDP) for FMS-PT-00200-CTLFireability-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
sara: try reading problem file /home/mcc/execution/CTLFireability-58.sara.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola:
rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 58 (type EQUN) for FMS-PT-00200-CTLFireability-09
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/240 20/32 FMS-PT-00200-CTLFireability-01 4543230 m, 908646 m/sec, 5668260 t fired, .
Time elapsed: 5 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for FMS-PT-00200-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-08: CONJ 0 2 0 0 2 0 0 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 FMS-PT-00200-CTLFireability-15
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for FMS-PT-00200-CTLFireability-15
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 FMS-PT-00200-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for FMS-PT-00200-CTLFireability-14
lola: result : false
lola: markings : 62707
lola: fired transitions : 68118
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 FMS-PT-00200-CTLFireability-13
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for FMS-PT-00200-CTLFireability-13
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 FMS-PT-00200-CTLFireability-12
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for FMS-PT-00200-CTLFireability-12
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 FMS-PT-00200-CTLFireability-11
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for FMS-PT-00200-CTLFireability-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 24 FMS-PT-00200-CTLFireability-08
lola: time limit : 398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-08: CONJ 0 1 1 0 2 0 0 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/398 29/32 FMS-PT-00200-CTLFireability-08 6781294 m, 1356258 m/sec, 7260385 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for FMS-PT-00200-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 FMS-PT-00200-CTLFireability-07
lola: time limit : 447 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FMS-PT-00200-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/447 32/32 FMS-PT-00200-CTLFireability-07 7435884 m, 1487176 m/sec, 7515945 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for FMS-PT-00200-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 FMS-PT-00200-CTLFireability-06
lola: time limit : 510 sec
lola: memory limit: 32 pages
lola: CANCELED task # 19 (type EXCL) for FMS-PT-00200-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 1 0 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 FMS-PT-00200-CTLFireability-05
lola: time limit : 594 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for FMS-PT-00200-CTLFireability-05
lola: result : false
lola: markings : 162813
lola: fired transitions : 616618
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-00200-CTLFireability-00
lola: time limit : 712 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for FMS-PT-00200-CTLFireability-00
lola: result : false
lola: markings : 1819
lola: fired transitions : 3638
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 24 FMS-PT-00200-CTLFireability-08
lola: time limit : 891 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 4/891 9/32 FMS-PT-00200-CTLFireability-08 2291732 m, 458346 m/sec, 10645426 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 9/891 17/32 FMS-PT-00200-CTLFireability-08 4369859 m, 415625 m/sec, 20002539 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 14/891 23/32 FMS-PT-00200-CTLFireability-08 6275362 m, 381100 m/sec, 28431488 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 1 0 2 0 1 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 19/891 30/32 FMS-PT-00200-CTLFireability-08 8122566 m, 369440 m/sec, 36528679 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for FMS-PT-00200-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 61 (type EXCL) for 9 FMS-PT-00200-CTLFireability-03
lola: time limit : 1180 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 5/1180 10/32 FMS-PT-00200-CTLFireability-03 2531051 m, 506210 m/sec, 11356073 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 10/1180 19/32 FMS-PT-00200-CTLFireability-03 4979965 m, 489782 m/sec, 22815770 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 15/1180 28/32 FMS-PT-00200-CTLFireability-03 7620574 m, 528121 m/sec, 35211523 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 20/1180 30/32 FMS-PT-00200-CTLFireability-03 8119733 m, 99831 m/sec, 44204170 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-02: AGEF 0 1 0 0 1 0 0 0
FMS-PT-00200-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 AGEF EXCL 25/1180 30/32 FMS-PT-00200-CTLFireability-03 8120392 m, 131 m/sec, 51663848 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 61 (type EXCL) for FMS-PT-00200-CTLFireability-03
lola: result : true
lola: markings : 8120601
lola: fired transitions : 52120701
lola: time used : 26.000000
lola: memory pages used : 30
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-00200-CTLFireability-02
lola: time limit : 1757 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for FMS-PT-00200-CTLFireability-02
lola: result : true
lola: markings : 400
lola: fired transitions : 800
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 FMS-PT-00200-CTLFireability-10
lola: time limit : 3514 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-02: AGEF true tscc_search
FMS-PT-00200-CTLFireability-03: EFAG false tscc_search
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 4/3514 23/32 FMS-PT-00200-CTLFireability-10 5519057 m, 1103811 m/sec, 9323156 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for FMS-PT-00200-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-02: AGEF true tscc_search
FMS-PT-00200-CTLFireability-03: EFAG false tscc_search
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00200-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-00200-CTLFireability-08: CONJ 0 0 0 0 2 0 2 0
FMS-PT-00200-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00200-CTLFireability-00: CTL false CTL model checker
FMS-PT-00200-CTLFireability-01: CTL unknown AGGR
FMS-PT-00200-CTLFireability-02: AGEF true tscc_search
FMS-PT-00200-CTLFireability-03: EFAG false tscc_search
FMS-PT-00200-CTLFireability-04: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-05: CTL false CTL model checker
FMS-PT-00200-CTLFireability-06: CTL unknown AGGR
FMS-PT-00200-CTLFireability-07: CTL unknown AGGR
FMS-PT-00200-CTLFireability-08: CONJ unknown CONJ
FMS-PT-00200-CTLFireability-09: EF true search / frozen tokens
FMS-PT-00200-CTLFireability-10: CTL unknown AGGR
FMS-PT-00200-CTLFireability-11: CTL true CTL model checker
FMS-PT-00200-CTLFireability-12: CTL true CTL model checker
FMS-PT-00200-CTLFireability-13: CTL true CTL model checker
FMS-PT-00200-CTLFireability-14: CTL false CTL model checker
FMS-PT-00200-CTLFireability-15: CTL true CTL model checker
Time elapsed: 95 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00200"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-00200, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852700234"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00200.tgz
mv FMS-PT-00200 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;