About the Execution of LoLa+red for FMS-PT-00050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2634.279 | 73261.00 | 67268.00 | 734.40 | FF?FTTTTT?F?F?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852700217.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-00050, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852700217
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.8K Feb 25 20:01 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 25 20:01 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 25 19:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 19:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 20:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 171K Feb 25 20:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 20:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 25 20:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00050-CTLCardinality-00
FORMULA_NAME FMS-PT-00050-CTLCardinality-01
FORMULA_NAME FMS-PT-00050-CTLCardinality-02
FORMULA_NAME FMS-PT-00050-CTLCardinality-03
FORMULA_NAME FMS-PT-00050-CTLCardinality-04
FORMULA_NAME FMS-PT-00050-CTLCardinality-05
FORMULA_NAME FMS-PT-00050-CTLCardinality-06
FORMULA_NAME FMS-PT-00050-CTLCardinality-07
FORMULA_NAME FMS-PT-00050-CTLCardinality-08
FORMULA_NAME FMS-PT-00050-CTLCardinality-09
FORMULA_NAME FMS-PT-00050-CTLCardinality-10
FORMULA_NAME FMS-PT-00050-CTLCardinality-11
FORMULA_NAME FMS-PT-00050-CTLCardinality-12
FORMULA_NAME FMS-PT-00050-CTLCardinality-13
FORMULA_NAME FMS-PT-00050-CTLCardinality-14
FORMULA_NAME FMS-PT-00050-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678446557994
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-00050
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:09:19] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 11:09:19] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:09:19] [INFO ] Load time of PNML (sax parser for PT used): 22 ms
[2023-03-10 11:09:19] [INFO ] Transformed 22 places.
[2023-03-10 11:09:19] [INFO ] Transformed 20 transitions.
[2023-03-10 11:09:19] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 80 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 14 ms.
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:09:19] [INFO ] Computed 6 place invariants in 9 ms
[2023-03-10 11:09:19] [INFO ] Implicit Places using invariants in 135 ms returned []
[2023-03-10 11:09:19] [INFO ] Invariant cache hit.
[2023-03-10 11:09:19] [INFO ] Implicit Places using invariants and state equation in 40 ms returned []
Implicit Place search using SMT with State Equation took 199 ms to find 0 implicit places.
[2023-03-10 11:09:19] [INFO ] Invariant cache hit.
[2023-03-10 11:09:19] [INFO ] Dead Transitions using invariants and state equation in 44 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 253 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:09:20] [INFO ] Flatten gal took : 27 ms
[2023-03-10 11:09:20] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:09:20] [INFO ] Input system was already deterministic with 20 transitions.
Incomplete random walk after 10007 steps, including 2 resets, run finished after 205 ms. (steps per millisecond=48 ) properties (out of 99) seen :53
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 46) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 44) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 44) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 42) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 42) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Running SMT prover for 41 properties.
[2023-03-10 11:09:20] [INFO ] Invariant cache hit.
[2023-03-10 11:09:20] [INFO ] [Real]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:09:20] [INFO ] After 107ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:41
[2023-03-10 11:09:20] [INFO ] [Nat]Absence check using 6 positive place invariants in 1 ms returned sat
[2023-03-10 11:09:20] [INFO ] After 35ms SMT Verify possible using state equation in natural domain returned unsat :25 sat :16
[2023-03-10 11:09:20] [INFO ] After 84ms SMT Verify possible using trap constraints in natural domain returned unsat :25 sat :16
Attempting to minimize the solution found.
Minimization took 37 ms.
[2023-03-10 11:09:20] [INFO ] After 218ms SMT Verify possible using all constraints in natural domain returned unsat :25 sat :16
Fused 41 Parikh solutions to 16 different solutions.
Finished Parikh walk after 410 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=205 )
Parikh walk visited 16 properties in 194 ms.
Successfully simplified 25 atomic propositions for a total of 16 simplifications.
FORMULA FMS-PT-00050-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 11:09:21] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:09:21] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA FMS-PT-00050-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FMS-PT-00050-CTLCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA FMS-PT-00050-CTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 22 transition count 15
Reduce places removed 8 places and 0 transitions.
Graph (trivial) has 8 edges and 14 vertex of which 6 / 14 are part of one of the 2 SCC in 1 ms
Free SCC test removed 4 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 10 rules applied. Total rules applied 15 place count 10 transition count 14
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 21 place count 9 transition count 9
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 22 place count 8 transition count 9
Applied a total of 22 rules in 8 ms. Remains 8 /22 variables (removed 14) and now considering 9/20 (removed 11) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 8/22 places, 9/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 9 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 22 transition count 17
Reduce places removed 5 places and 0 transitions.
Graph (trivial) has 7 edges and 17 vertex of which 3 / 17 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 7 rules applied. Total rules applied 10 place count 15 transition count 16
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 13 place count 14 transition count 14
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 13 place count 14 transition count 12
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 17 place count 12 transition count 12
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 19 place count 11 transition count 11
Applied a total of 19 rules in 3 ms. Remains 11 /22 variables (removed 11) and now considering 11/20 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 11/22 places, 11/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 2 rules applied. Total rules applied 3 place count 21 transition count 18
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 4 place count 20 transition count 18
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 3 Pre rules applied. Total rules applied 4 place count 20 transition count 15
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 6 rules applied. Total rules applied 10 place count 17 transition count 15
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 15 place count 14 transition count 13
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 16 place count 14 transition count 13
Applied a total of 16 rules in 3 ms. Remains 14 /22 variables (removed 8) and now considering 13/20 (removed 7) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 14/22 places, 13/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 13 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Finished Best-First random walk after 2610 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=652 )
FORMULA FMS-PT-00050-CTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 8 edges and 16 vertex of which 3 / 16 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 8 rules applied. Total rules applied 12 place count 14 transition count 15
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 2 with 6 rules applied. Total rules applied 18 place count 13 transition count 10
Reduce places removed 4 places and 0 transitions.
Iterating post reduction 3 with 4 rules applied. Total rules applied 22 place count 9 transition count 10
Applied a total of 22 rules in 2 ms. Remains 9 /22 variables (removed 13) and now considering 10/20 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 9/22 places, 10/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 7 places and 0 transitions.
Graph (trivial) has 9 edges and 15 vertex of which 3 / 15 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 9 rules applied. Total rules applied 13 place count 13 transition count 15
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 5 rules applied. Total rules applied 18 place count 12 transition count 11
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 20 place count 10 transition count 11
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 20 place count 10 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 22 place count 9 transition count 10
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 23 place count 9 transition count 10
Applied a total of 23 rules in 2 ms. Remains 9 /22 variables (removed 13) and now considering 10/20 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 9/22 places, 10/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 10 edges and 16 vertex of which 6 / 16 are part of one of the 2 SCC in 0 ms
Free SCC test removed 4 places
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 8 rules applied. Total rules applied 12 place count 12 transition count 15
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 18 place count 10 transition count 11
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 18 place count 10 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 20 place count 9 transition count 10
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 21 place count 9 transition count 9
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 21 place count 9 transition count 8
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 23 place count 8 transition count 8
Applied a total of 23 rules in 2 ms. Remains 8 /22 variables (removed 14) and now considering 8/20 (removed 12) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 8/22 places, 8/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 7 edges and 16 vertex of which 3 / 16 are part of one of the 1 SCC in 0 ms
Free SCC test removed 2 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 9 rules applied. Total rules applied 13 place count 14 transition count 14
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 6 rules applied. Total rules applied 19 place count 12 transition count 10
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 21 place count 10 transition count 10
Applied a total of 21 rules in 2 ms. Remains 10 /22 variables (removed 12) and now considering 10/20 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 10/22 places, 10/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Input system was already deterministic with 20 transitions.
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:09:21] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:09:21] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-10 11:09:21] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 20 transitions and 50 arcs took 1 ms.
Total runtime 1917 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FMS-PT-00050
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
FORMULA FMS-PT-00050-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00050-CTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678446631255
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: LAUNCH task # 11 (type EXCL) for 10 FMS-PT-00050-CTLCardinality-02
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 38 (type FNDP) for 0 FMS-PT-00050-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 39 (type EQUN) for 0 FMS-PT-00050-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 41 (type SRCH) for 0 FMS-PT-00050-CTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 41 (type SRCH) for FMS-PT-00050-CTLCardinality-00
lola: result : unknown
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 38 (type FNDP) for FMS-PT-00050-CTLCardinality-00
lola: result : true
lola: fired transitions : 37
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 39 (type EQUN) for FMS-PT-00050-CTLCardinality-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 39 (type EQUN) for FMS-PT-00050-CTLCardinality-00
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/360 21/32 FMS-PT-00050-CTLCardinality-02 5178311 m, 1035662 m/sec, 6816767 t fired, .
Time elapsed: 5 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 11 (type EXCL) for FMS-PT-00050-CTLCardinality-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 35 (type EXCL) for 34 FMS-PT-00050-CTLCardinality-15
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for FMS-PT-00050-CTLCardinality-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 FMS-PT-00050-CTLCardinality-13
lola: time limit : 448 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/448 11/32 FMS-PT-00050-CTLCardinality-13 2627408 m, 525481 m/sec, 5038980 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/448 20/32 FMS-PT-00050-CTLCardinality-13 4792909 m, 433100 m/sec, 9426028 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/448 28/32 FMS-PT-00050-CTLCardinality-13 6792560 m, 399930 m/sec, 13538233 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 32 (type EXCL) for FMS-PT-00050-CTLCardinality-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 29 (type EXCL) for 28 FMS-PT-00050-CTLCardinality-11
lola: time limit : 510 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/510 30/32 FMS-PT-00050-CTLCardinality-11 7301016 m, 1460203 m/sec, 7706486 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 29 (type EXCL) for FMS-PT-00050-CTLCardinality-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 23 (type EXCL) for 22 FMS-PT-00050-CTLCardinality-09
lola: time limit : 593 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/593 11/32 FMS-PT-00050-CTLCardinality-09 2481899 m, 496379 m/sec, 7605297 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/593 18/32 FMS-PT-00050-CTLCardinality-09 4282727 m, 360165 m/sec, 14502712 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/593 26/32 FMS-PT-00050-CTLCardinality-09 6208837 m, 385222 m/sec, 21404414 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 23 (type EXCL) for FMS-PT-00050-CTLCardinality-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-05: EU 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-07: EFEG 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-10: SP ACTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 17 (type EXCL) for 16 FMS-PT-00050-CTLCardinality-07
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for FMS-PT-00050-CTLCardinality-07
lola: result : true
lola: markings : 101
lola: fired transitions : 101
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 FMS-PT-00050-CTLCardinality-05
lola: time limit : 885 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for FMS-PT-00050-CTLCardinality-05
lola: result : true
lola: markings : 83492
lola: fired transitions : 202340
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 25 FMS-PT-00050-CTLCardinality-10
lola: time limit : 1179 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for FMS-PT-00050-CTLCardinality-10
lola: result : false
lola: markings : 8046
lola: fired transitions : 15798
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 FMS-PT-00050-CTLCardinality-08
lola: time limit : 1769 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-05: EU true state space /EU
FMS-PT-00050-CTLCardinality-07: EFEG true state space /EFEG
FMS-PT-00050-CTLCardinality-10: SP ACTL false LTL model checker
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00050-CTLCardinality-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00050-CTLCardinality-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-00050-CTLCardinality-09: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-11: CTL 0 0 0 0 1 0 1 0
FMS-PT-00050-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 4/1769 6/32 FMS-PT-00050-CTLCardinality-08 1245160 m, 249032 m/sec, 8940488 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: FINISHED task # 20 (type EXCL) for FMS-PT-00050-CTLCardinality-08
lola: result : true
lola: markings : 1693251
lola: fired transitions : 12779529
lola: time used : 6.000000
lola: memory pages used : 7
lola: LAUNCH task # 8 (type EXCL) for 7 FMS-PT-00050-CTLCardinality-01
lola: time limit : 3533 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for FMS-PT-00050-CTLCardinality-01
lola: result : false
lola: markings : 645581
lola: fired transitions : 2484585
lola: time used : 2.000000
lola: memory pages used : 3
lola: Portfolio finished: no open tasks 11
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00050-CTLCardinality-00: CONJ false findpath
FMS-PT-00050-CTLCardinality-01: CTL false CTL model checker
FMS-PT-00050-CTLCardinality-02: CTL unknown AGGR
FMS-PT-00050-CTLCardinality-05: EU true state space /EU
FMS-PT-00050-CTLCardinality-07: EFEG true state space /EFEG
FMS-PT-00050-CTLCardinality-08: CTL true CTL model checker
FMS-PT-00050-CTLCardinality-09: CTL unknown AGGR
FMS-PT-00050-CTLCardinality-10: SP ACTL false LTL model checker
FMS-PT-00050-CTLCardinality-11: CTL unknown AGGR
FMS-PT-00050-CTLCardinality-13: CTL unknown AGGR
FMS-PT-00050-CTLCardinality-15: CTL true CTL model checker
Time elapsed: 69 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00050"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-00050, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852700217"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00050.tgz
mv FMS-PT-00050 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;