About the Execution of LoLa+red for FMS-PT-00020
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5763.855 | 158950.00 | 152119.00 | 864.80 | ??F?F?T???TTFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852700210.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is FMS-PT-00020, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852700210
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 432K
-rw-r--r-- 1 mcc users 7.8K Feb 25 20:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 25 20:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 20:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 20:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:04 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:04 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:04 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:04 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.5K Feb 25 20:12 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 25 20:12 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 25 20:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 25 20:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:04 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:04 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-00020-CTLFireability-00
FORMULA_NAME FMS-PT-00020-CTLFireability-01
FORMULA_NAME FMS-PT-00020-CTLFireability-02
FORMULA_NAME FMS-PT-00020-CTLFireability-03
FORMULA_NAME FMS-PT-00020-CTLFireability-04
FORMULA_NAME FMS-PT-00020-CTLFireability-05
FORMULA_NAME FMS-PT-00020-CTLFireability-06
FORMULA_NAME FMS-PT-00020-CTLFireability-07
FORMULA_NAME FMS-PT-00020-CTLFireability-08
FORMULA_NAME FMS-PT-00020-CTLFireability-09
FORMULA_NAME FMS-PT-00020-CTLFireability-10
FORMULA_NAME FMS-PT-00020-CTLFireability-11
FORMULA_NAME FMS-PT-00020-CTLFireability-12
FORMULA_NAME FMS-PT-00020-CTLFireability-13
FORMULA_NAME FMS-PT-00020-CTLFireability-14
FORMULA_NAME FMS-PT-00020-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678446509113
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-00020
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 11:08:30] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 11:08:30] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 11:08:30] [INFO ] Load time of PNML (sax parser for PT used): 20 ms
[2023-03-10 11:08:30] [INFO ] Transformed 22 places.
[2023-03-10 11:08:30] [INFO ] Transformed 20 transitions.
[2023-03-10 11:08:30] [INFO ] Parsed PT model containing 22 places and 20 transitions and 50 arcs in 75 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Initial state reduction rules removed 1 formulas.
FORMULA FMS-PT-00020-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 22 out of 22 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 8 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
// Phase 1: matrix 20 rows 22 cols
[2023-03-10 11:08:30] [INFO ] Computed 6 place invariants in 8 ms
[2023-03-10 11:08:30] [INFO ] Implicit Places using invariants in 148 ms returned []
[2023-03-10 11:08:30] [INFO ] Invariant cache hit.
[2023-03-10 11:08:30] [INFO ] Implicit Places using invariants and state equation in 40 ms returned []
Implicit Place search using SMT with State Equation took 213 ms to find 0 implicit places.
[2023-03-10 11:08:30] [INFO ] Invariant cache hit.
[2023-03-10 11:08:30] [INFO ] Dead Transitions using invariants and state equation in 35 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 257 ms. Remains : 22/22 places, 20/20 transitions.
Support contains 22 out of 22 places after structural reductions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 15 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Incomplete random walk after 10008 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=145 ) properties (out of 41) seen :40
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-10 11:08:31] [INFO ] Invariant cache hit.
[2023-03-10 11:08:31] [INFO ] [Real]Absence check using 6 positive place invariants in 3 ms returned sat
[2023-03-10 11:08:31] [INFO ] After 39ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 15 simplifications.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 3 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 4 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 22 transition count 19
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 21 transition count 19
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 2 place count 21 transition count 17
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 6 place count 19 transition count 17
Applied a total of 6 rules in 7 ms. Remains 19 /22 variables (removed 3) and now considering 17/20 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 19/22 places, 17/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 17 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 22 transition count 16
Reduce places removed 6 places and 0 transitions.
Graph (trivial) has 11 edges and 16 vertex of which 9 / 16 are part of one of the 3 SCC in 2 ms
Free SCC test removed 6 places
Iterating post reduction 1 with 7 rules applied. Total rules applied 11 place count 10 transition count 16
Reduce places removed 1 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 2 with 7 rules applied. Total rules applied 18 place count 9 transition count 10
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 18 place count 9 transition count 9
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 20 place count 8 transition count 9
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 22 place count 7 transition count 8
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 3 with 2 rules applied. Total rules applied 24 place count 7 transition count 6
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 24 place count 7 transition count 4
Deduced a syphon composed of 2 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 3 with 5 rules applied. Total rules applied 29 place count 4 transition count 4
Applied a total of 29 rules in 5 ms. Remains 4 /22 variables (removed 18) and now considering 4/20 (removed 16) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 4/22 places, 4/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 4 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA FMS-PT-00020-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 5 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 0 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 0 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 22/22 places, 20/20 transitions.
Applied a total of 0 rules in 1 ms. Remains 22 /22 variables (removed 0) and now considering 20/20 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 22/22 places, 20/20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Input system was already deterministic with 20 transitions.
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 1 ms
[2023-03-10 11:08:31] [INFO ] Flatten gal took : 2 ms
[2023-03-10 11:08:31] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-10 11:08:31] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 22 places, 20 transitions and 50 arcs took 0 ms.
Total runtime 1065 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT FMS-PT-00020
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
FORMULA FMS-PT-00020-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00020-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00020-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00020-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00020-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00020-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FMS-PT-00020-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678446668063
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-00020-CTLFireability-02
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 7 (type EXCL) for FMS-PT-00020-CTLFireability-02
lola: result : false
lola: markings : 291010
lola: fired transitions : 340286
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 56 (type EXCL) for 55 FMS-PT-00020-CTLFireability-14
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for FMS-PT-00020-CTLFireability-14
lola: result : false
lola: markings : 24
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 52 FMS-PT-00020-CTLFireability-13
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type EXCL) for FMS-PT-00020-CTLFireability-13
lola: result : true
lola: markings : 65
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 FMS-PT-00020-CTLFireability-12
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for FMS-PT-00020-CTLFireability-12
lola: result : false
lola: markings : 386
lola: fired transitions : 637
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 FMS-PT-00020-CTLFireability-11
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for FMS-PT-00020-CTLFireability-11
lola: result : true
lola: markings : 140
lola: fired transitions : 322
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 FMS-PT-00020-CTLFireability-09
lola: time limit : 276 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 4/276 8/32 FMS-PT-00020-CTLFireability-09 1956890 m, 391378 m/sec, 3719190 t fired, .
Time elapsed: 5 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 9/276 15/32 FMS-PT-00020-CTLFireability-09 3559640 m, 320550 m/sec, 6927596 t fired, .
Time elapsed: 10 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 14/276 21/32 FMS-PT-00020-CTLFireability-09 5071999 m, 302471 m/sec, 10019606 t fired, .
Time elapsed: 15 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 19/276 28/32 FMS-PT-00020-CTLFireability-09 6658442 m, 317288 m/sec, 13288166 t fired, .
Time elapsed: 20 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 44 (type EXCL) for FMS-PT-00020-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 36 (type EXCL) for 29 FMS-PT-00020-CTLFireability-07
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for FMS-PT-00020-CTLFireability-07
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 29 FMS-PT-00020-CTLFireability-07
lola: time limit : 357 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/357 16/32 FMS-PT-00020-CTLFireability-07 3611843 m, 722368 m/sec, 6226767 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 1 0 4 0 0 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/357 28/32 FMS-PT-00020-CTLFireability-07 6654444 m, 608520 m/sec, 12099289 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 32 (type EXCL) for FMS-PT-00020-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 3 0 0 3 0 0 0
FMS-PT-00020-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 27 (type EXCL) for 26 FMS-PT-00020-CTLFireability-06
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for FMS-PT-00020-CTLFireability-06
lola: result : true
lola: markings : 14599
lola: fired transitions : 20517
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 15 FMS-PT-00020-CTLFireability-05
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 5/445 12/32 FMS-PT-00020-CTLFireability-05 2710319 m, 542063 m/sec, 5219785 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 10/445 21/32 FMS-PT-00020-CTLFireability-05 4981564 m, 454249 m/sec, 9829391 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 2 1 0 3 0 0 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 15/445 29/32 FMS-PT-00020-CTLFireability-05 7118460 m, 427379 m/sec, 14238092 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 24 (type EXCL) for FMS-PT-00020-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 2 0 0 3 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 22 (type EXCL) for 15 FMS-PT-00020-CTLFireability-05
lola: time limit : 505 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for FMS-PT-00020-CTLFireability-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 FMS-PT-00020-CTLFireability-05
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for FMS-PT-00020-CTLFireability-05
lola: result : false
lola: markings : 203
lola: fired transitions : 222
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 FMS-PT-00020-CTLFireability-04
lola: time limit : 708 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for FMS-PT-00020-CTLFireability-04
lola: result : false
lola: markings : 5845
lola: fired transitions : 7929
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 FMS-PT-00020-CTLFireability-03
lola: time limit : 885 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/885 10/32 FMS-PT-00020-CTLFireability-03 2362533 m, 472506 m/sec, 9321728 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/885 18/32 FMS-PT-00020-CTLFireability-03 4415966 m, 410686 m/sec, 17828223 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/885 26/32 FMS-PT-00020-CTLFireability-03 6390178 m, 394842 m/sec, 25789894 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 10 (type EXCL) for FMS-PT-00020-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-00020-CTLFireability-01
lola: time limit : 1173 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1173 9/32 FMS-PT-00020-CTLFireability-01 2146174 m, 429234 m/sec, 8057659 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1173 18/32 FMS-PT-00020-CTLFireability-01 4262585 m, 423282 m/sec, 15781076 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1173 26/32 FMS-PT-00020-CTLFireability-01 6348519 m, 417186 m/sec, 23305335 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 4 (type EXCL) for FMS-PT-00020-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-00020-CTLFireability-00
lola: time limit : 1750 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1750 11/32 FMS-PT-00020-CTLFireability-00 2583887 m, 516777 m/sec, 4328415 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1750 20/32 FMS-PT-00020-CTLFireability-00 4721298 m, 427482 m/sec, 8269506 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1750 28/32 FMS-PT-00020-CTLFireability-00 6569630 m, 369666 m/sec, 11906482 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 1 (type EXCL) for FMS-PT-00020-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 41 (type EXCL) for 40 FMS-PT-00020-CTLFireability-08
lola: time limit : 3480 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/3480 6/32 FMS-PT-00020-CTLFireability-08 1315947 m, 263189 m/sec, 6688208 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/3480 11/32 FMS-PT-00020-CTLFireability-08 2547799 m, 246370 m/sec, 12707796 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/3480 16/32 FMS-PT-00020-CTLFireability-08 3713109 m, 233062 m/sec, 18360847 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/3480 21/32 FMS-PT-00020-CTLFireability-08 4884864 m, 234351 m/sec, 24038964 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/3480 26/32 FMS-PT-00020-CTLFireability-08 5977538 m, 218534 m/sec, 29372903 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/3480 30/32 FMS-PT-00020-CTLFireability-08 6985967 m, 201685 m/sec, 34813743 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 41 (type EXCL) for FMS-PT-00020-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-00020-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-05: DISJ 0 0 0 0 5 0 1 0
FMS-PT-00020-CTLFireability-07: CONJ 0 0 0 0 4 0 1 1
FMS-PT-00020-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-00020-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-00020-CTLFireability-00: CTL unknown AGGR
FMS-PT-00020-CTLFireability-01: CTL unknown AGGR
FMS-PT-00020-CTLFireability-02: CTL false CTL model checker
FMS-PT-00020-CTLFireability-03: CTL unknown AGGR
FMS-PT-00020-CTLFireability-04: CTL false CTL model checker
FMS-PT-00020-CTLFireability-05: DISJ unknown DISJ
FMS-PT-00020-CTLFireability-06: CTL true CTL model checker
FMS-PT-00020-CTLFireability-07: CONJ unknown CONJ
FMS-PT-00020-CTLFireability-08: CTL unknown AGGR
FMS-PT-00020-CTLFireability-09: CTL unknown AGGR
FMS-PT-00020-CTLFireability-11: CTL true CTL model checker
FMS-PT-00020-CTLFireability-12: CTL false CTL model checker
FMS-PT-00020-CTLFireability-13: CTL true CTL model checker
FMS-PT-00020-CTLFireability-14: CTL false CTL model checker
Time elapsed: 155 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-00020"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is FMS-PT-00020, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852700210"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-00020.tgz
mv FMS-PT-00020 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;