fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r167-tall-167838852500103
Last Updated
May 14, 2023

About the Execution of LoLa+red for Echo-PT-d03r07

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
3612.384 283965.00 436638.00 771.40 FFTTFTTFTTTTTFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852500103.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Echo-PT-d03r07, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852500103
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.7M
-rw-r--r-- 1 mcc users 9.4K Feb 25 14:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 106K Feb 25 14:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 14:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 25 14:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:15 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 14:15 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 25 14:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 2.2M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-00
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-01
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-02
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-03
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-04
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-05
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-06
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-07
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-08
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-09
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-10
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-11
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-12
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-13
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-14
FORMULA_NAME Echo-PT-d03r07-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1678441446140

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d03r07
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 09:44:07] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 09:44:07] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 09:44:07] [INFO ] Load time of PNML (sax parser for PT used): 250 ms
[2023-03-10 09:44:07] [INFO ] Transformed 4209 places.
[2023-03-10 09:44:08] [INFO ] Transformed 3518 transitions.
[2023-03-10 09:44:08] [INFO ] Found NUPN structural information;
[2023-03-10 09:44:08] [INFO ] Parsed PT model containing 4209 places and 3518 transitions and 25540 arcs in 477 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 14 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10000 steps, including 14 resets, run finished after 703 ms. (steps per millisecond=14 ) properties (out of 16) seen :12
FORMULA Echo-PT-d03r07-ReachabilityFireability-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 97 ms. (steps per millisecond=103 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 124 ms. (steps per millisecond=80 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 259 ms. (steps per millisecond=38 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 224 ms. (steps per millisecond=44 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
// Phase 1: matrix 3518 rows 4209 cols
[2023-03-10 09:44:09] [INFO ] Computed 2107 place invariants in 262 ms
[2023-03-10 09:44:11] [INFO ] After 1469ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-10 09:44:12] [INFO ] [Nat]Absence check using 216 positive place invariants in 72 ms returned sat
[2023-03-10 09:44:13] [INFO ] [Nat]Absence check using 216 positive and 1891 generalized place invariants in 763 ms returned sat
[2023-03-10 09:44:35] [INFO ] After 13020ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-10 09:44:37] [INFO ] Deduced a trap composed of 10 places in 1188 ms of which 8 ms to minimize.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineWithTraps(DeadlockTester.java:1255)
at fr.lip6.move.gal.structural.smt.DeadlockTester.refineResultsWithTraps(DeadlockTester.java:736)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:656)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:902)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 09:44:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 09:44:37] [INFO ] After 25485ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:4
Parikh walk visited 0 properties in 10 ms.
Support contains 434 out of 4209 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4209/4209 places, 3518/3518 transitions.
Graph (complete) has 18050 edges and 4209 vertex of which 3856 are kept as prefixes of interest. Removing 353 places using SCC suffix rule.27 ms
Discarding 353 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 4 place count 3856 transition count 3514
Applied a total of 4 rules in 501 ms. Remains 3856 /4209 variables (removed 353) and now considering 3514/3518 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 502 ms. Remains : 3856/4209 places, 3514/3518 transitions.
Incomplete random walk after 10000 steps, including 14 resets, run finished after 419 ms. (steps per millisecond=23 ) properties (out of 4) seen :2
FORMULA Echo-PT-d03r07-ReachabilityFireability-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA Echo-PT-d03r07-ReachabilityFireability-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 138 ms. (steps per millisecond=72 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 3514 rows 3856 cols
[2023-03-10 09:44:48] [INFO ] Invariants computation overflowed in 10404 ms
[2023-03-10 09:44:49] [INFO ] After 623ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:902)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 09:45:14] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 09:45:14] [INFO ] After 25138ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:2
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 146 out of 3856 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3856/3856 places, 3514/3514 transitions.
Graph (complete) has 14478 edges and 3856 vertex of which 3855 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.5 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 3855 transition count 3513
Applied a total of 2 rules in 213 ms. Remains 3855 /3856 variables (removed 1) and now considering 3513/3514 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 213 ms. Remains : 3855/3856 places, 3513/3514 transitions.
Incomplete random walk after 10000 steps, including 14 resets, run finished after 411 ms. (steps per millisecond=24 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 135 ms. (steps per millisecond=74 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 132658 steps, run timeout after 3001 ms. (steps per millisecond=44 ) properties seen :{0=1}
Probabilistic random walk after 132658 steps, saw 95220 distinct states, run finished after 3002 ms. (steps per millisecond=44 ) properties seen :1
FORMULA Echo-PT-d03r07-ReachabilityFireability-00 FALSE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Running SMT prover for 1 properties.
// Phase 1: matrix 3513 rows 3855 cols
[2023-03-10 09:45:27] [INFO ] Invariants computation overflowed in 8628 ms
[2023-03-10 09:45:27] [INFO ] After 547ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:631)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:902)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-10 09:45:52] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-10 09:45:52] [INFO ] After 25144ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 1 ms.
Support contains 132 out of 3855 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3855/3855 places, 3513/3513 transitions.
Applied a total of 0 rules in 196 ms. Remains 3855 /3855 variables (removed 0) and now considering 3513/3513 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 196 ms. Remains : 3855/3855 places, 3513/3513 transitions.
Finished random walk after 5552 steps, including 8 resets, run visited all 1 properties in 192 ms. (steps per millisecond=28 )
FORMULA Echo-PT-d03r07-ReachabilityFireability-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 105863 ms.
starting LoLA
BK_INPUT Echo-PT-d03r07
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA Echo-PT-d03r07-ReachabilityFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Echo-PT-d03r07-ReachabilityFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678441730105

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-05: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-06: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-07: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-12: EF 0 0 0 0 0 0 0 0
Echo-PT-d03r07-ReachabilityFireability-13: AG 0 0 0 0 0 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-15: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type EXCL) for 21 Echo-PT-d03r07-ReachabilityFireability-07
lola: time limit : 216 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 21 Echo-PT-d03r07-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 21 Echo-PT-d03r07-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 21 Echo-PT-d03r07-ReachabilityFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 52 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-07
lola: result : true
lola: markings : 34
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-07 (obsolete)
lola: CANCELED task # 50 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-07 (obsolete)
lola: CANCELED task # 53 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-07 (obsolete)
lola: FINISHED task # 49 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-07
lola: result : true
lola: fired transitions : 32
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-05: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-06: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-11: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-12: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-13: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-15: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 138 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type EXCL) for 18 Echo-PT-d03r07-ReachabilityFireability-06
lola: time limit : 230 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 18 Echo-PT-d03r07-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 18 Echo-PT-d03r07-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SRCH) for 18 Echo-PT-d03r07-ReachabilityFireability-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 58 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-06
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 55 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-06 (obsolete)
lola: CANCELED task # 56 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-06 (obsolete)
lola: CANCELED task # 59 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type EXCL) for 33 Echo-PT-d03r07-ReachabilityFireability-11
lola: time limit : 247 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 33 Echo-PT-d03r07-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 33 Echo-PT-d03r07-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 33 Echo-PT-d03r07-ReachabilityFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 61 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-11
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 62 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-11 (obsolete)
lola: CANCELED task # 64 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-11 (obsolete)
lola: CANCELED task # 65 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-11 (obsolete)
lola: LAUNCH task # 71 (type EXCL) for 45 Echo-PT-d03r07-ReachabilityFireability-15
lola: time limit : 288 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 67 (type FNDP) for 45 Echo-PT-d03r07-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 45 Echo-PT-d03r07-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH) for 45 Echo-PT-d03r07-ReachabilityFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-50.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-56.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-62.sara.
lola: FINISHED task # 55 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-06
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-68.sara.
lola: FINISHED task # 70 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-15
lola: result : true
lola: markings : 14
lola: fired transitions : 13
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 67 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-15 (obsolete)
lola: CANCELED task # 68 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-15 (obsolete)
lola: CANCELED task # 71 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-15 (obsolete)
lola: LAUNCH task # 78 (type EXCL) for 39 Echo-PT-d03r07-ReachabilityFireability-13
lola: time limit : 314 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 80 (type FNDP) for 36 Echo-PT-d03r07-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type EQUN) for 36 Echo-PT-d03r07-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SRCH) for 36 Echo-PT-d03r07-ReachabilityFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-15
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 83 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-12
lola: result : true
lola: markings : 30
lola: fired transitions : 29
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-12 (obsolete)
lola: CANCELED task # 81 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-12 (obsolete)
lola: LAUNCH task # 86 (type FNDP) for 15 Echo-PT-d03r07-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 15 Echo-PT-d03r07-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 15 Echo-PT-d03r07-ReachabilityFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 89 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-05
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 86 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-05 (obsolete)
lola: CANCELED task # 87 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-05 (obsolete)
lola: LAUNCH task # 74 (type FNDP) for 39 Echo-PT-d03r07-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type EQUN) for 39 Echo-PT-d03r07-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SRCH) for 39 Echo-PT-d03r07-ReachabilityFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 86 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-05
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-87.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-05: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-06: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-11: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-12: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-01: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-04: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-10: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-13: AG 0 1 4 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
74 EF FNDP 1/1728 0/5 Echo-PT-d03r07-ReachabilityFireability-13 13 t fired, 1 attempts, .
75 EF STEQ 1/3457 0/5 Echo-PT-d03r07-ReachabilityFireability-13 sara not yet started (preprocessing).
77 EF SRCH 1/3457 1/5 Echo-PT-d03r07-ReachabilityFireability-13 15 m, 3 m/sec, 14 t fired, .
78 EF EXCL 2/345 1/32 Echo-PT-d03r07-ReachabilityFireability-13 --

Time elapsed: 144 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 74 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-13
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 67 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-15
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 3.000000
lola: memory pages used : 0
lola: FINISHED task # 77 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-13
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 75 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-13 (obsolete)
lola: CANCELED task # 78 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-13 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-75.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 80 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-12
lola: result : true
lola: fired transitions : 28
lola: tried executions : 1
lola: time used : 5.000000
lola: memory pages used : 0
lola: LAUNCH task # 97 (type EXCL) for 12 Echo-PT-d03r07-ReachabilityFireability-04
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 93 (type FNDP) for 12 Echo-PT-d03r07-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 12 Echo-PT-d03r07-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SRCH) for 12 Echo-PT-d03r07-ReachabilityFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 96 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-04
lola: result : true
lola: markings : 21
lola: fired transitions : 20
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 93 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-04 (obsolete)
lola: CANCELED task # 94 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-04 (obsolete)
lola: CANCELED task # 97 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-04 (obsolete)
lola: FINISHED task # 93 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-04
lola: result : true
lola: fired transitions : 19
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 104 (type EXCL) for 3 Echo-PT-d03r07-ReachabilityFireability-01
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 100 (type FNDP) for 3 Echo-PT-d03r07-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type EQUN) for 3 Echo-PT-d03r07-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type SRCH) for 3 Echo-PT-d03r07-ReachabilityFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-04: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-05: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-06: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-11: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-12: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-13: AG false findpath
Echo-PT-d03r07-ReachabilityFireability-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-01: AG 0 1 4 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-10: EF 2 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
100 EF FNDP 1/1726 0/5 Echo-PT-d03r07-ReachabilityFireability-01 --
101 EF STEQ 1/1726 0/5 Echo-PT-d03r07-ReachabilityFireability-01 sara not yet started (preprocessing).
103 EF SRCH 1/1726 1/5 Echo-PT-d03r07-ReachabilityFireability-01 8 m, 1 m/sec, 7 t fired, .
104 EF EXCL 1/431 1/32 Echo-PT-d03r07-ReachabilityFireability-01 --

Time elapsed: 149 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 103 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-01
lola: result : true
lola: markings : 17
lola: fired transitions : 16
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 100 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-01 (obsolete)
lola: CANCELED task # 101 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-01 (obsolete)
lola: CANCELED task # 104 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-01 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 110 (type EXCL) for 30 Echo-PT-d03r07-ReachabilityFireability-10
lola: time limit : 492 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 106 (type FNDP) for 30 Echo-PT-d03r07-ReachabilityFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 107 (type EQUN) for 30 Echo-PT-d03r07-ReachabilityFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 109 (type SRCH) for 30 Echo-PT-d03r07-ReachabilityFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 100 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-01
lola: result : true
lola: fired transitions : 15
lola: tried executions : 1
lola: time used : 2.000000
lola: memory pages used : 0
lola: FINISHED task # 109 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-10
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 106 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-10 (obsolete)
lola: CANCELED task # 107 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-10 (obsolete)
lola: CANCELED task # 110 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-10 (obsolete)
lola: LAUNCH task # 116 (type EXCL) for 24 Echo-PT-d03r07-ReachabilityFireability-08
lola: time limit : 575 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 112 (type FNDP) for 24 Echo-PT-d03r07-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type EQUN) for 24 Echo-PT-d03r07-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type SRCH) for 24 Echo-PT-d03r07-ReachabilityFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-107.sara.
lola: FINISHED task # 106 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-10
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 2.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-101.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-01: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-04: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-05: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-06: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-10: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-11: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-12: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-13: AG false findpath
Echo-PT-d03r07-ReachabilityFireability-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 1 4 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
112 EF FNDP 4/860 0/5 Echo-PT-d03r07-ReachabilityFireability-08 --
113 EF STEQ 4/860 0/5 Echo-PT-d03r07-ReachabilityFireability-08 sara not yet started (preprocessing).
115 EF SRCH 4/860 1/5 Echo-PT-d03r07-ReachabilityFireability-08 --
116 EF EXCL 4/575 1/32 Echo-PT-d03r07-ReachabilityFireability-08 487 m, 97 m/sec, 486 t fired, .

Time elapsed: 154 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-01: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-04: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-05: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-06: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-10: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-11: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-12: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-13: AG false findpath
Echo-PT-d03r07-ReachabilityFireability-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 1 4 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
112 EF FNDP 9/858 0/5 Echo-PT-d03r07-ReachabilityFireability-08 --
113 EF STEQ 9/858 0/5 Echo-PT-d03r07-ReachabilityFireability-08 sara not yet started (preprocessing).
115 EF SRCH 9/858 1/5 Echo-PT-d03r07-ReachabilityFireability-08 --
116 EF EXCL 9/575 1/32 Echo-PT-d03r07-ReachabilityFireability-08 4482 m, 799 m/sec, 5280 t fired, .

Time elapsed: 159 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-01: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-04: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-05: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-06: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-10: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-11: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-12: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-13: AG false findpath
Echo-PT-d03r07-ReachabilityFireability-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 1 4 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
112 EF FNDP 14/853 0/5 Echo-PT-d03r07-ReachabilityFireability-08 --
113 EF STEQ 14/853 0/5 Echo-PT-d03r07-ReachabilityFireability-08 sara not yet started (preprocessing).
115 EF SRCH 14/853 1/5 Echo-PT-d03r07-ReachabilityFireability-08 --
116 EF EXCL 14/575 1/32 Echo-PT-d03r07-ReachabilityFireability-08 7918 m, 687 m/sec, 9451 t fired, .

Time elapsed: 164 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-113.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-94.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-01: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-04: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-05: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-06: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-10: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-11: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-12: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-13: AG false findpath
Echo-PT-d03r07-ReachabilityFireability-15: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d03r07-ReachabilityFireability-00: AG 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-02: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-03: EF 0 0 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-08: EF 0 1 4 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-09: EF 0 5 0 0 1 0 0 0
Echo-PT-d03r07-ReachabilityFireability-14: EF 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
112 EF FNDP 20/848 0/5 Echo-PT-d03r07-ReachabilityFireability-08 --
113 EF STEQ 20/848 0/5 Echo-PT-d03r07-ReachabilityFireability-08 sara is running.
115 EF SRCH 20/848 1/5 Echo-PT-d03r07-ReachabilityFireability-08 13 m, 2 m/sec, 12 t fired, .
116 EF EXCL 20/575 1/32 Echo-PT-d03r07-ReachabilityFireability-08 10903 m, 597 m/sec, 12996 t fired, .

Time elapsed: 170 secs. Pages in use: 4
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 115 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-08
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 20.000000
lola: memory pages used : 1
lola: CANCELED task # 112 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-08 (obsolete)
lola: CANCELED task # 113 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-08 (obsolete)
lola: CANCELED task # 116 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-08 (obsolete)
lola: LAUNCH task # 129 (type EXCL) for 0 Echo-PT-d03r07-ReachabilityFireability-00
lola: time limit : 686 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 118 (type FNDP) for 27 Echo-PT-d03r07-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type EQUN) for 27 Echo-PT-d03r07-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 121 (type SRCH) for 27 Echo-PT-d03r07-ReachabilityFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 112 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-08
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 20.000000
lola: memory pages used : 0
lola: FINISHED task # 113 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-08
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 118 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-09
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 3.000000
lola: memory pages used : 0
lola: CANCELED task # 119 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-09 (obsolete)
lola: CANCELED task # 121 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-09 (obsolete)
lola: LAUNCH task # 125 (type FNDP) for 0 Echo-PT-d03r07-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type EQUN) for 0 Echo-PT-d03r07-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 128 (type SRCH) for 0 Echo-PT-d03r07-ReachabilityFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 125 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-00
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 126 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-00 (obsolete)
lola: CANCELED task # 128 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-00 (obsolete)
lola: CANCELED task # 129 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 135 (type EXCL) for 6 Echo-PT-d03r07-ReachabilityFireability-02
lola: time limit : 1142 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 137 (type FNDP) for 9 Echo-PT-d03r07-ReachabilityFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 138 (type EQUN) for 9 Echo-PT-d03r07-ReachabilityFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 140 (type SRCH) for 9 Echo-PT-d03r07-ReachabilityFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-119.sara.
lola: FINISHED task # 137 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-03
lola: result : true
lola: fired transitions : 52
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 138 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-03 (obsolete)
lola: CANCELED task # 140 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-03 (obsolete)
lola: LAUNCH task # 131 (type FNDP) for 6 Echo-PT-d03r07-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type EQUN) for 6 Echo-PT-d03r07-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SRCH) for 6 Echo-PT-d03r07-ReachabilityFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 134 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-02
lola: result : true
lola: markings : 14
lola: fired transitions : 13
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 131 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-02 (obsolete)
lola: CANCELED task # 132 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-02 (obsolete)
lola: CANCELED task # 135 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 147 (type EXCL) for 42 Echo-PT-d03r07-ReachabilityFireability-14
lola: time limit : 3425 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 143 (type FNDP) for 42 Echo-PT-d03r07-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type EQUN) for 42 Echo-PT-d03r07-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type SRCH) for 42 Echo-PT-d03r07-ReachabilityFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-126.sara.
lola: FINISHED task # 146 (type SRCH) for Echo-PT-d03r07-ReachabilityFireability-14
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 143 (type FNDP) for Echo-PT-d03r07-ReachabilityFireability-14 (obsolete)
lola: CANCELED task # 144 (type EQUN) for Echo-PT-d03r07-ReachabilityFireability-14 (obsolete)
lola: CANCELED task # 147 (type EXCL) for Echo-PT-d03r07-ReachabilityFireability-14 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d03r07-ReachabilityFireability-00: AG false findpath
Echo-PT-d03r07-ReachabilityFireability-01: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-02: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-03: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-04: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-05: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-06: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-07: AG false tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-08: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-09: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-10: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-11: EF true findpath
Echo-PT-d03r07-ReachabilityFireability-12: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-13: AG false findpath
Echo-PT-d03r07-ReachabilityFireability-14: EF true tandem / insertion
Echo-PT-d03r07-ReachabilityFireability-15: EF true tandem / insertion


Time elapsed: 175 secs. Pages in use: 4

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d03r07"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Echo-PT-d03r07, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852500103"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d03r07.tgz
mv Echo-PT-d03r07 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;