Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852500075.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Echo-PT-d02r19, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852500075
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.0M
-rw-r--r-- 1 mcc users 8.0K Feb 25 14:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 25 14:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Feb 25 14:04 CTLFireability.txt
-rw-r--r-- 1 mcc users 41K Feb 25 14:04 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 14:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 122K Feb 25 14:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 25 14:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K Feb 25 14:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.5M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-00
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-01
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-02
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-03
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-04
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-05
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-06
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-07
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-08
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-09
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-10
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-11
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-12
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-13
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-14
FORMULA_NAME Echo-PT-d02r19-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678436955013

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d02r19
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 08:29:16] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 08:29:16] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 08:29:16] [INFO ] Load time of PNML (sax parser for PT used): 199 ms
[2023-03-10 08:29:16] [INFO ] Transformed 3455 places.
[2023-03-10 08:29:16] [INFO ] Transformed 2730 transitions.
[2023-03-10 08:29:16] [INFO ] Found NUPN structural information;
[2023-03-10 08:29:16] [INFO ] Parsed PT model containing 3455 places and 2730 transitions and 15940 arcs in 380 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 9 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 5 formulas.
Initial state reduction rules removed 1 formulas.
FORMULA Echo-PT-d02r19-LTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r19-LTLCardinality-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 24 out of 3455 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3455/3455 places, 2730/2730 transitions.
Reduce places removed 358 places and 0 transitions.
Iterating post reduction 0 with 358 rules applied. Total rules applied 358 place count 3097 transition count 2730
Applied a total of 358 rules in 402 ms. Remains 3097 /3455 variables (removed 358) and now considering 2730/2730 (removed 0) transitions.
// Phase 1: matrix 2730 rows 3097 cols
[2023-03-10 08:29:19] [INFO ] Invariants computation overflowed in 2112 ms
[2023-03-10 08:29:21] [INFO ] Implicit Places using invariants in 4371 ms returned []
// Phase 1: matrix 2730 rows 3097 cols
[2023-03-10 08:29:23] [INFO ] Invariants computation overflowed in 1963 ms
[2023-03-10 08:29:26] [INFO ] Implicit Places using invariants and state equation in 4697 ms returned []
Implicit Place search using SMT with State Equation took 9103 ms to find 0 implicit places.
// Phase 1: matrix 2730 rows 3097 cols
[2023-03-10 08:29:28] [INFO ] Invariants computation overflowed in 1938 ms
[2023-03-10 08:29:30] [INFO ] Dead Transitions using invariants and state equation in 3364 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3097/3455 places, 2730/2730 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12872 ms. Remains : 3097/3455 places, 2730/2730 transitions.
Support contains 24 out of 3097 places after structural reductions.
[2023-03-10 08:29:30] [INFO ] Flatten gal took : 263 ms
[2023-03-10 08:29:30] [INFO ] Flatten gal took : 157 ms
[2023-03-10 08:29:30] [INFO ] Input system was already deterministic with 2730 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 433 ms. (steps per millisecond=23 ) properties (out of 13) seen :12
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2730 rows 3097 cols
[2023-03-10 08:29:33] [INFO ] Invariants computation overflowed in 1999 ms
[2023-03-10 08:29:58] [INFO ] After 25031ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3097 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Graph (complete) has 9355 edges and 3097 vertex of which 3085 are kept as prefixes of interest. Removing 12 places using SCC suffix rule.12 ms
Discarding 12 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3085 transition count 2725
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 3084 transition count 2724
Applied a total of 6 rules in 392 ms. Remains 3084 /3097 variables (removed 13) and now considering 2724/2730 (removed 6) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 393 ms. Remains : 3084/3097 places, 2724/2730 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 223 ms. (steps per millisecond=44 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 236157 steps, run timeout after 3001 ms. (steps per millisecond=78 ) properties seen :{}
Probabilistic random walk after 236157 steps, saw 81555 distinct states, run finished after 3003 ms. (steps per millisecond=78 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:30:05] [INFO ] Invariants computation overflowed in 2977 ms
[2023-03-10 08:30:30] [INFO ] After 25021ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3084 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 136 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 137 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 129 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:30:33] [INFO ] Invariants computation overflowed in 3188 ms
[2023-03-10 08:30:35] [INFO ] Implicit Places using invariants in 5109 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:30:38] [INFO ] Invariants computation overflowed in 3121 ms
[2023-03-10 08:30:41] [INFO ] Implicit Places using invariants and state equation in 5928 ms returned []
Implicit Place search using SMT with State Equation took 11043 ms to find 0 implicit places.
[2023-03-10 08:30:41] [INFO ] Redundant transitions in 152 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:30:44] [INFO ] Invariants computation overflowed in 3169 ms
[2023-03-10 08:30:46] [INFO ] Dead Transitions using invariants and state equation in 4640 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15976 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 126 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:30:49] [INFO ] Invariants computation overflowed in 3187 ms
[2023-03-10 08:33:27] [INFO ] After 157775ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Computed a total of 3097 stabilizing places and 2730 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3097 transition count 2730
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 4 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 3094 transition count 2730
Applied a total of 3 rules in 126 ms. Remains 3094 /3097 variables (removed 3) and now considering 2730/2730 (removed 0) transitions.
// Phase 1: matrix 2730 rows 3094 cols
[2023-03-10 08:33:32] [INFO ] Computed 1368 place invariants in 4171 ms
[2023-03-10 08:33:32] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:33:34] [INFO ] Implicit Places using invariants in 6279 ms returned []
[2023-03-10 08:33:34] [INFO ] Invariant cache hit.
[2023-03-10 08:33:34] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:33:36] [INFO ] Implicit Places using invariants and state equation in 2450 ms returned []
Implicit Place search using SMT with State Equation took 8735 ms to find 0 implicit places.
[2023-03-10 08:33:36] [INFO ] Invariant cache hit.
[2023-03-10 08:33:37] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:33:38] [INFO ] Dead Transitions using invariants and state equation in 1806 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3094/3097 places, 2730/2730 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10669 ms. Remains : 3094/3097 places, 2730/2730 transitions.
Stuttering acceptance computed with spot in 161 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-02 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (EQ s128 0) (EQ s1667 1) (EQ s2416 0) (EQ s659 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 138 reset in 2151 ms.
Product exploration explored 100000 steps with 138 reset in 2306 ms.
Computed a total of 3094 stabilizing places and 2730 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3094 transition count 2730
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 174 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 82 ms :[true, (NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 211 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 242159 steps, run timeout after 3001 ms. (steps per millisecond=80 ) properties seen :{}
Probabilistic random walk after 242159 steps, saw 82647 distinct states, run finished after 3001 ms. (steps per millisecond=80 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-10 08:33:47] [INFO ] Invariant cache hit.
[2023-03-10 08:33:52] [INFO ] [Real]Absence check using 0 positive and 1368 generalized place invariants in 3744 ms returned sat
[2023-03-10 08:33:52] [INFO ] After 4548ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 08:34:05] [INFO ] [Nat]Absence check using 0 positive and 1368 generalized place invariants in 12065 ms returned sat
[2023-03-10 08:34:17] [INFO ] After 25022ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3094 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3094/3094 places, 2730/2730 transitions.
Graph (complete) has 9333 edges and 3094 vertex of which 3085 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.2 ms
Discarding 9 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3085 transition count 2725
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 3084 transition count 2724
Applied a total of 6 rules in 308 ms. Remains 3084 /3094 variables (removed 10) and now considering 2724/2730 (removed 6) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 309 ms. Remains : 3084/3094 places, 2724/2730 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 216 ms. (steps per millisecond=46 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 245820 steps, run timeout after 3001 ms. (steps per millisecond=81 ) properties seen :{}
Probabilistic random walk after 245820 steps, saw 83187 distinct states, run finished after 3002 ms. (steps per millisecond=81 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:34:24] [INFO ] Invariants computation overflowed in 3195 ms
[2023-03-10 08:34:49] [INFO ] After 25018ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3084 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 143 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 149 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 127 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:34:52] [INFO ] Invariants computation overflowed in 3103 ms
[2023-03-10 08:34:54] [INFO ] Implicit Places using invariants in 5041 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:34:57] [INFO ] Invariants computation overflowed in 3096 ms
[2023-03-10 08:35:00] [INFO ] Implicit Places using invariants and state equation in 5826 ms returned []
Implicit Place search using SMT with State Equation took 10873 ms to find 0 implicit places.
[2023-03-10 08:35:00] [INFO ] Redundant transitions in 49 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:35:03] [INFO ] Invariants computation overflowed in 3108 ms
[2023-03-10 08:35:05] [INFO ] Dead Transitions using invariants and state equation in 4524 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15583 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 124 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:35:08] [INFO ] Invariants computation overflowed in 3103 ms
[2023-03-10 08:37:45] [INFO ] After 156855ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 178 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 73 ms :[true, (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 85 ms :[true, (NOT p0), (NOT p0)]
Support contains 4 out of 3094 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3094/3094 places, 2730/2730 transitions.
Applied a total of 0 rules in 122 ms. Remains 3094 /3094 variables (removed 0) and now considering 2730/2730 (removed 0) transitions.
[2023-03-10 08:37:45] [INFO ] Invariant cache hit.
[2023-03-10 08:37:46] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:37:48] [INFO ] Implicit Places using invariants in 2534 ms returned []
[2023-03-10 08:37:48] [INFO ] Invariant cache hit.
[2023-03-10 08:37:48] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:37:50] [INFO ] Implicit Places using invariants and state equation in 2372 ms returned []
Implicit Place search using SMT with State Equation took 4908 ms to find 0 implicit places.
[2023-03-10 08:37:50] [INFO ] Invariant cache hit.
[2023-03-10 08:37:51] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:37:52] [INFO ] Dead Transitions using invariants and state equation in 1821 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6853 ms. Remains : 3094/3094 places, 2730/2730 transitions.
Computed a total of 3094 stabilizing places and 2730 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3094 transition count 2730
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 177 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 70 ms :[true, (NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 209 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 217766 steps, run timeout after 3001 ms. (steps per millisecond=72 ) properties seen :{}
Probabilistic random walk after 217766 steps, saw 78251 distinct states, run finished after 3001 ms. (steps per millisecond=72 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-10 08:37:57] [INFO ] Invariant cache hit.
[2023-03-10 08:38:01] [INFO ] [Real]Absence check using 0 positive and 1368 generalized place invariants in 3637 ms returned sat
[2023-03-10 08:38:01] [INFO ] After 4431ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 08:38:14] [INFO ] [Nat]Absence check using 0 positive and 1368 generalized place invariants in 12084 ms returned sat
[2023-03-10 08:38:24] [INFO ] After 9768ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-10 08:38:24] [INFO ] After 10257ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 423 ms.
[2023-03-10 08:38:25] [INFO ] After 23358ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 3 ms.
Support contains 4 out of 3094 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3094/3094 places, 2730/2730 transitions.
Graph (complete) has 9333 edges and 3094 vertex of which 3085 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.2 ms
Discarding 9 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3085 transition count 2725
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 3084 transition count 2724
Applied a total of 6 rules in 247 ms. Remains 3084 /3094 variables (removed 10) and now considering 2724/2730 (removed 6) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 248 ms. Remains : 3084/3094 places, 2724/2730 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 209 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 217359 steps, run timeout after 3001 ms. (steps per millisecond=72 ) properties seen :{}
Probabilistic random walk after 217359 steps, saw 78161 distinct states, run finished after 3001 ms. (steps per millisecond=72 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:38:31] [INFO ] Invariants computation overflowed in 3128 ms
[2023-03-10 08:38:56] [INFO ] After 25022ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3084 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 124 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 125 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 129 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:39:00] [INFO ] Invariants computation overflowed in 3136 ms
[2023-03-10 08:39:02] [INFO ] Implicit Places using invariants in 5163 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:39:05] [INFO ] Invariants computation overflowed in 3164 ms
[2023-03-10 08:39:06] [INFO ] Implicit Places using invariants and state equation in 3889 ms returned []
Implicit Place search using SMT with State Equation took 9055 ms to find 0 implicit places.
[2023-03-10 08:39:06] [INFO ] Redundant transitions in 146 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:39:09] [INFO ] Invariants computation overflowed in 3138 ms
[2023-03-10 08:39:10] [INFO ] Dead Transitions using invariants and state equation in 4714 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14056 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 123 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:39:14] [INFO ] Invariants computation overflowed in 3149 ms
[2023-03-10 08:41:51] [INFO ] After 157757ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 188 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 78 ms :[true, (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 70 ms :[true, (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 81 ms :[true, (NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 138 reset in 2079 ms.
Product exploration explored 100000 steps with 138 reset in 2322 ms.
Applying partial POR strategy [true, false, true]
Stuttering acceptance computed with spot in 83 ms :[true, (NOT p0), (NOT p0)]
Support contains 4 out of 3094 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3094/3094 places, 2730/2730 transitions.
Graph (complete) has 9333 edges and 3094 vertex of which 3089 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.20 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Applied a total of 1 rules in 267 ms. Remains 3089 /3094 variables (removed 5) and now considering 2729/2730 (removed 1) transitions.
[2023-03-10 08:41:57] [INFO ] Redundant transitions in 53 ms returned []
// Phase 1: matrix 2729 rows 3089 cols
[2023-03-10 08:42:03] [INFO ] Computed 1364 place invariants in 6638 ms
[2023-03-10 08:42:04] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:42:05] [INFO ] Dead Transitions using invariants and state equation in 8429 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 3089/3094 places, 2729/2730 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 8759 ms. Remains : 3089/3094 places, 2729/2730 transitions.
Support contains 4 out of 3094 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3094/3094 places, 2730/2730 transitions.
Applied a total of 0 rules in 126 ms. Remains 3094 /3094 variables (removed 0) and now considering 2730/2730 (removed 0) transitions.
// Phase 1: matrix 2730 rows 3094 cols
[2023-03-10 08:42:10] [INFO ] Computed 1368 place invariants in 4125 ms
[2023-03-10 08:42:10] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:42:12] [INFO ] Implicit Places using invariants in 6281 ms returned []
[2023-03-10 08:42:12] [INFO ] Invariant cache hit.
[2023-03-10 08:42:12] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:42:14] [INFO ] Implicit Places using invariants and state equation in 2337 ms returned []
Implicit Place search using SMT with State Equation took 8620 ms to find 0 implicit places.
[2023-03-10 08:42:14] [INFO ] Invariant cache hit.
[2023-03-10 08:42:14] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:42:16] [INFO ] Dead Transitions using invariants and state equation in 1785 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10532 ms. Remains : 3094/3094 places, 2730/2730 transitions.
Treatment of property Echo-PT-d02r19-LTLCardinality-02 finished in 528855 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F((p0||G((p1 U p2))))))'
Support contains 5 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 3095 transition count 2730
Applied a total of 2 rules in 134 ms. Remains 3095 /3097 variables (removed 2) and now considering 2730/2730 (removed 0) transitions.
// Phase 1: matrix 2730 rows 3095 cols
[2023-03-10 08:42:21] [INFO ] Computed 1369 place invariants in 4430 ms
[2023-03-10 08:42:23] [INFO ] Implicit Places using invariants in 6450 ms returned []
[2023-03-10 08:42:23] [INFO ] Invariant cache hit.
[2023-03-10 08:42:25] [INFO ] Implicit Places using invariants and state equation in 2040 ms returned []
Implicit Place search using SMT with State Equation took 8491 ms to find 0 implicit places.
[2023-03-10 08:42:25] [INFO ] Invariant cache hit.
[2023-03-10 08:42:26] [INFO ] Dead Transitions using invariants and state equation in 1483 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3095/3097 places, 2730/2730 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10111 ms. Remains : 3095/3097 places, 2730/2730 transitions.
Stuttering acceptance computed with spot in 123 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-04 automaton TGBA Formula[mat=[[{ cond=(OR (AND (NOT p0) p2) (AND (NOT p0) p1)), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p2) p1), acceptance={0} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={0} source=1 dest: 0}, { cond=(AND (NOT p0) (NOT p2) p1), acceptance={0} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 0}]], initial=2, aps=[p0:(AND (EQ s2722 0) (EQ s2455 1)), p2:(OR (EQ s2225 0) (EQ s710 1)), p1:(EQ s50 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 197 reset in 2358 ms.
Product exploration explored 100000 steps with 202 reset in 2650 ms.
Computed a total of 3095 stabilizing places and 2730 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3095 transition count 2730
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) (NOT p2) (NOT p1)), (X (AND (NOT p0) (NOT p2) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p2) p1))), (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1)))), (X (X (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) p1)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p2) (G (NOT p2)))), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 432 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 98 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 217 ms. (steps per millisecond=46 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-10 08:42:33] [INFO ] Invariant cache hit.
[2023-03-10 08:42:34] [INFO ] After 429ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 08:42:34] [INFO ] [Nat]Absence check using 4 positive place invariants in 44 ms returned sat
[2023-03-10 08:42:39] [INFO ] [Nat]Absence check using 4 positive and 1365 generalized place invariants in 4877 ms returned sat
[2023-03-10 08:42:48] [INFO ] After 14342ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 3095 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3095/3095 places, 2730/2730 transitions.
Graph (complete) has 9341 edges and 3095 vertex of which 3086 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.7 ms
Discarding 9 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3086 transition count 2725
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 3085 transition count 2724
Applied a total of 6 rules in 305 ms. Remains 3085 /3095 variables (removed 10) and now considering 2724/2730 (removed 6) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 305 ms. Remains : 3085/3095 places, 2724/2730 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 218 ms. (steps per millisecond=45 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 216691 steps, run timeout after 3001 ms. (steps per millisecond=72 ) properties seen :{}
Probabilistic random walk after 216691 steps, saw 78036 distinct states, run finished after 3001 ms. (steps per millisecond=72 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 08:42:54] [INFO ] Invariants computation overflowed in 1839 ms
[2023-03-10 08:42:54] [INFO ] After 419ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 08:43:19] [INFO ] After 25023ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 3085 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 149 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 149 ms. Remains : 3085/3085 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 151 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 08:43:21] [INFO ] Invariants computation overflowed in 1849 ms
[2023-03-10 08:43:23] [INFO ] Implicit Places using invariants in 3718 ms returned []
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 08:43:25] [INFO ] Invariants computation overflowed in 1842 ms
[2023-03-10 08:43:26] [INFO ] Implicit Places using invariants and state equation in 2516 ms returned []
Implicit Place search using SMT with State Equation took 6236 ms to find 0 implicit places.
[2023-03-10 08:43:26] [INFO ] Redundant transitions in 53 ms returned []
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 08:43:28] [INFO ] Invariants computation overflowed in 1842 ms
[2023-03-10 08:43:29] [INFO ] Dead Transitions using invariants and state equation in 3267 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9720 ms. Remains : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 147 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 08:43:31] [INFO ] Invariants computation overflowed in 1844 ms
[2023-03-10 08:43:31] [INFO ] After 416ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 08:47:16] [INFO ] After 225030ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Knowledge obtained : [(AND (NOT p0) (NOT p2) (NOT p1)), (X (AND (NOT p0) (NOT p2) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p2) p1))), (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1)))), (X (X (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) p1)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p2) (G (NOT p2)))), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : [(F (OR (AND (NOT p0) p1) (AND (NOT p0) p2))), (F (NOT (AND (NOT p0) (NOT p1) (NOT p2))))]
Knowledge based reduction with 10 factoid took 498 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 104 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 111 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
[2023-03-10 08:47:17] [INFO ] Invariant cache hit.
[2023-03-10 08:47:23] [INFO ] [Real]Absence check using 4 positive place invariants in 221 ms returned sat
[2023-03-10 08:47:32] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:47:32] [INFO ] [Real]Absence check using 4 positive and 1365 generalized place invariants in 9447 ms returned unknown
Could not prove EG (AND (NOT p0) (NOT p2))
Support contains 5 out of 3095 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3095/3095 places, 2730/2730 transitions.
Applied a total of 0 rules in 129 ms. Remains 3095 /3095 variables (removed 0) and now considering 2730/2730 (removed 0) transitions.
[2023-03-10 08:47:32] [INFO ] Invariant cache hit.
[2023-03-10 08:47:34] [INFO ] Implicit Places using invariants in 1998 ms returned []
[2023-03-10 08:47:34] [INFO ] Invariant cache hit.
[2023-03-10 08:47:36] [INFO ] Implicit Places using invariants and state equation in 1992 ms returned []
Implicit Place search using SMT with State Equation took 3993 ms to find 0 implicit places.
[2023-03-10 08:47:36] [INFO ] Invariant cache hit.
[2023-03-10 08:47:38] [INFO ] Dead Transitions using invariants and state equation in 1514 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5641 ms. Remains : 3095/3095 places, 2730/2730 transitions.
Computed a total of 3095 stabilizing places and 2730 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3095 transition count 2730
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (AND (NOT p0) (NOT p1) (NOT p2))), (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2)))), (X (NOT (AND (NOT p0) p1 (NOT p2)))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2))))), (X (X (NOT (AND (NOT p0) p1 (NOT p2))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p1) (G (NOT p1)))), (F (OR (G p2) (G (NOT p2))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 352 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 102 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 217 ms. (steps per millisecond=46 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-10 08:47:40] [INFO ] Invariant cache hit.
[2023-03-10 08:47:40] [INFO ] After 409ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 08:47:41] [INFO ] [Nat]Absence check using 4 positive place invariants in 45 ms returned sat
[2023-03-10 08:47:46] [INFO ] [Nat]Absence check using 4 positive and 1365 generalized place invariants in 4761 ms returned sat
[2023-03-10 08:47:55] [INFO ] After 14231ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 3095 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3095/3095 places, 2730/2730 transitions.
Graph (complete) has 9341 edges and 3095 vertex of which 3086 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.5 ms
Discarding 9 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3086 transition count 2725
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 6 place count 3085 transition count 2724
Applied a total of 6 rules in 305 ms. Remains 3085 /3095 variables (removed 10) and now considering 2724/2730 (removed 6) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 306 ms. Remains : 3085/3095 places, 2724/2730 transitions.
Finished random walk after 4513 steps, including 6 resets, run visited all 1 properties in 99 ms. (steps per millisecond=45 )
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (AND (NOT p0) (NOT p1) (NOT p2))), (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2)))), (X (NOT (AND (NOT p0) p1 (NOT p2)))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2))))), (X (X (NOT (AND (NOT p0) p1 (NOT p2))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p1) (G (NOT p1)))), (F (OR (G p2) (G (NOT p2))))]
False Knowledge obtained : [(F (OR (AND (NOT p0) p2) (AND (NOT p0) p1))), (F (AND (NOT p0) (NOT p2) p1)), (F (NOT (AND (NOT p0) (NOT p2) (NOT p1))))]
Knowledge based reduction with 10 factoid took 426 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 103 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 106 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
[2023-03-10 08:47:56] [INFO ] Invariant cache hit.
[2023-03-10 08:48:01] [INFO ] [Real]Absence check using 4 positive place invariants in 59 ms returned sat
[2023-03-10 08:48:11] [INFO ] [Real]Absence check using 4 positive and 1365 generalized place invariants in 9570 ms returned unknown
Could not prove EG (AND (NOT p0) (NOT p2))
Stuttering acceptance computed with spot in 162 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Product exploration explored 100000 steps with 186 reset in 2333 ms.
Product exploration explored 100000 steps with 195 reset in 2584 ms.
Applying partial POR strategy [true, true, false]
Stuttering acceptance computed with spot in 119 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Support contains 5 out of 3095 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3095/3095 places, 2730/2730 transitions.
Graph (complete) has 9341 edges and 3095 vertex of which 3090 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.9 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Applied a total of 1 rules in 164 ms. Remains 3090 /3095 variables (removed 5) and now considering 2729/2730 (removed 1) transitions.
[2023-03-10 08:48:16] [INFO ] Redundant transitions in 49 ms returned []
// Phase 1: matrix 2729 rows 3090 cols
[2023-03-10 08:48:18] [INFO ] Invariants computation overflowed in 2063 ms
[2023-03-10 08:48:20] [INFO ] Dead Transitions using invariants and state equation in 3477 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 3090/3095 places, 2729/2730 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 3697 ms. Remains : 3090/3095 places, 2729/2730 transitions.
Support contains 5 out of 3095 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3095/3095 places, 2730/2730 transitions.
Applied a total of 0 rules in 128 ms. Remains 3095 /3095 variables (removed 0) and now considering 2730/2730 (removed 0) transitions.
[2023-03-10 08:48:20] [INFO ] Invariant cache hit.
[2023-03-10 08:48:22] [INFO ] Implicit Places using invariants in 2006 ms returned []
[2023-03-10 08:48:22] [INFO ] Invariant cache hit.
[2023-03-10 08:48:24] [INFO ] Implicit Places using invariants and state equation in 1985 ms returned []
Implicit Place search using SMT with State Equation took 3993 ms to find 0 implicit places.
[2023-03-10 08:48:24] [INFO ] Invariant cache hit.
[2023-03-10 08:48:25] [INFO ] Dead Transitions using invariants and state equation in 1471 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5594 ms. Remains : 3095/3095 places, 2730/2730 transitions.
Treatment of property Echo-PT-d02r19-LTLCardinality-04 finished in 369266 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((!p0 U (!p1&&X(X(F(!p2)))))))'
Support contains 5 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 3094 transition count 2730
Applied a total of 3 rules in 137 ms. Remains 3094 /3097 variables (removed 3) and now considering 2730/2730 (removed 0) transitions.
// Phase 1: matrix 2730 rows 3094 cols
[2023-03-10 08:48:30] [INFO ] Computed 1368 place invariants in 4088 ms
[2023-03-10 08:48:30] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:48:32] [INFO ] Implicit Places using invariants in 6228 ms returned []
[2023-03-10 08:48:32] [INFO ] Invariant cache hit.
[2023-03-10 08:48:32] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:48:34] [INFO ] Implicit Places using invariants and state equation in 2440 ms returned []
Implicit Place search using SMT with State Equation took 8669 ms to find 0 implicit places.
[2023-03-10 08:48:34] [INFO ] Invariant cache hit.
[2023-03-10 08:48:35] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:48:36] [INFO ] Dead Transitions using invariants and state equation in 1819 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3094/3097 places, 2730/2730 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10626 ms. Remains : 3094/3097 places, 2730/2730 transitions.
Stuttering acceptance computed with spot in 155 ms :[(OR p1 p2), (OR p1 p2), true, p2, p2]
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-05 automaton TGBA Formula[mat=[[{ cond=(AND p1 (NOT p0)), acceptance={0} source=0 dest: 0}, { cond=(AND p1 p0), acceptance={0} source=0 dest: 2}, { cond=(NOT p1), acceptance={0} source=0 dest: 3}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=true, acceptance={} source=3 dest: 4}], [{ cond=p2, acceptance={0} source=4 dest: 4}]], initial=1, aps=[p1:(OR (EQ s1670 0) (EQ s753 1)), p0:(OR (EQ s2994 0) (EQ s1234 1)), p2:(OR (EQ s1913 0) (EQ s1234 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 0 ms.
FORMULA Echo-PT-d02r19-LTLCardinality-05 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d02r19-LTLCardinality-05 finished in 10804 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 2 out of 3097 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Graph (complete) has 9355 edges and 3097 vertex of which 3090 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.6 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 156 ms. Remains 3089 /3097 variables (removed 8) and now considering 2728/2730 (removed 2) transitions.
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:48:42] [INFO ] Invariants computation overflowed in 5716 ms
[2023-03-10 08:48:44] [INFO ] Implicit Places using invariants in 7530 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:48:50] [INFO ] Invariants computation overflowed in 5729 ms
[2023-03-10 08:48:52] [INFO ] Implicit Places using invariants and state equation in 8477 ms returned []
Implicit Place search using SMT with State Equation took 16009 ms to find 0 implicit places.
[2023-03-10 08:48:52] [INFO ] Redundant transitions in 52 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:48:58] [INFO ] Invariants computation overflowed in 5719 ms
[2023-03-10 08:48:59] [INFO ] Dead Transitions using invariants and state equation in 7099 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 3089/3097 places, 2728/2730 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 23322 ms. Remains : 3089/3097 places, 2728/2730 transitions.
Stuttering acceptance computed with spot in 56 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(AND (EQ s1808 0) (EQ s2453 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 179 reset in 2296 ms.
Product exploration explored 100000 steps with 179 reset in 2572 ms.
Computed a total of 3089 stabilizing places and 2728 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3089 transition count 2728
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 128 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 76 ms :[(NOT p0), (NOT p0)]
Finished random walk after 408 steps, including 0 resets, run visited all 1 properties in 15 ms. (steps per millisecond=27 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 157 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 69 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 65 ms :[(NOT p0), (NOT p0)]
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:49:12] [INFO ] Invariants computation overflowed in 5743 ms
[2023-03-10 08:49:17] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-10 08:49:27] [INFO ] [Real]Absence check using state equation in 9802 ms returned unknown
Could not prove EG (NOT p0)
Support contains 2 out of 3089 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Applied a total of 0 rules in 162 ms. Remains 3089 /3089 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:49:33] [INFO ] Invariants computation overflowed in 5760 ms
[2023-03-10 08:49:35] [INFO ] Implicit Places using invariants in 7625 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:49:40] [INFO ] Invariants computation overflowed in 5673 ms
[2023-03-10 08:49:43] [INFO ] Implicit Places using invariants and state equation in 8428 ms returned []
Implicit Place search using SMT with State Equation took 16054 ms to find 0 implicit places.
[2023-03-10 08:49:43] [INFO ] Redundant transitions in 48 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:49:49] [INFO ] Invariants computation overflowed in 5683 ms
[2023-03-10 08:49:50] [INFO ] Dead Transitions using invariants and state equation in 7074 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 23362 ms. Remains : 3089/3089 places, 2728/2728 transitions.
Computed a total of 3089 stabilizing places and 2728 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3089 transition count 2728
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 230 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 71 ms :[(NOT p0), (NOT p0)]
Finished random walk after 308 steps, including 0 resets, run visited all 1 properties in 9 ms. (steps per millisecond=34 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 135 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 58 ms :[(NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 56 ms :[(NOT p0), (NOT p0)]
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:49:58] [INFO ] Invariants computation overflowed in 5693 ms
[2023-03-10 08:50:03] [INFO ] [Real]Adding state equation constraints to refine reachable states.
[2023-03-10 08:50:13] [INFO ] [Real]Absence check using state equation in 9661 ms returned unknown
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 68 ms :[(NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 181 reset in 2303 ms.
Product exploration explored 100000 steps with 172 reset in 2532 ms.
Support contains 2 out of 3089 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Applied a total of 0 rules in 150 ms. Remains 3089 /3089 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:50:24] [INFO ] Invariants computation overflowed in 5687 ms
[2023-03-10 08:50:26] [INFO ] Implicit Places using invariants in 7538 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:50:31] [INFO ] Invariants computation overflowed in 5684 ms
[2023-03-10 08:50:34] [INFO ] Implicit Places using invariants and state equation in 8385 ms returned []
Implicit Place search using SMT with State Equation took 15924 ms to find 0 implicit places.
[2023-03-10 08:50:34] [INFO ] Redundant transitions in 53 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:50:40] [INFO ] Invariants computation overflowed in 5671 ms
[2023-03-10 08:50:41] [INFO ] Dead Transitions using invariants and state equation in 7077 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 23213 ms. Remains : 3089/3089 places, 2728/2728 transitions.
Treatment of property Echo-PT-d02r19-LTLCardinality-06 finished in 124991 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 2 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 3094 transition count 2730
Applied a total of 3 rules in 133 ms. Remains 3094 /3097 variables (removed 3) and now considering 2730/2730 (removed 0) transitions.
[2023-03-10 08:50:41] [INFO ] Invariant cache hit.
[2023-03-10 08:50:42] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:50:44] [INFO ] Implicit Places using invariants in 2438 ms returned []
[2023-03-10 08:50:44] [INFO ] Invariant cache hit.
[2023-03-10 08:50:44] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:50:46] [INFO ] Implicit Places using invariants and state equation in 2422 ms returned []
Implicit Place search using SMT with State Equation took 4861 ms to find 0 implicit places.
[2023-03-10 08:50:46] [INFO ] Invariant cache hit.
[2023-03-10 08:50:47] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:50:48] [INFO ] Dead Transitions using invariants and state equation in 1788 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3094/3097 places, 2730/2730 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6782 ms. Remains : 3094/3097 places, 2730/2730 transitions.
Stuttering acceptance computed with spot in 59 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (EQ s2934 0) (EQ s2717 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 429 steps with 0 reset in 16 ms.
FORMULA Echo-PT-d02r19-LTLCardinality-07 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d02r19-LTLCardinality-07 finished in 6883 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((p0||F(G(p1))))))'
Support contains 4 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 3095 transition count 2730
Applied a total of 2 rules in 133 ms. Remains 3095 /3097 variables (removed 2) and now considering 2730/2730 (removed 0) transitions.
// Phase 1: matrix 2730 rows 3095 cols
[2023-03-10 08:50:51] [INFO ] Invariants computation overflowed in 2372 ms
[2023-03-10 08:50:52] [INFO ] Implicit Places using invariants in 4228 ms returned []
// Phase 1: matrix 2730 rows 3095 cols
[2023-03-10 08:50:55] [INFO ] Invariants computation overflowed in 2353 ms
[2023-03-10 08:50:57] [INFO ] Implicit Places using invariants and state equation in 5040 ms returned []
Implicit Place search using SMT with State Equation took 9270 ms to find 0 implicit places.
// Phase 1: matrix 2730 rows 3095 cols
[2023-03-10 08:51:00] [INFO ] Invariants computation overflowed in 2356 ms
[2023-03-10 08:51:01] [INFO ] Dead Transitions using invariants and state equation in 3740 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3095/3097 places, 2730/2730 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13144 ms. Remains : 3095/3097 places, 2730/2730 transitions.
Stuttering acceptance computed with spot in 124 ms :[(AND (NOT p0) (NOT p1)), (NOT p1), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-14 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=p1, acceptance={} source=1 dest: 1}, { cond=(NOT p1), acceptance={0} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 0}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p0:(AND (OR (EQ s2188 0) (EQ s750 1)) (OR (EQ s817 0) (EQ s1729 1))), p1:(OR (EQ s817 0) (EQ s1729 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 138 reset in 2047 ms.
Product exploration explored 100000 steps with 138 reset in 2274 ms.
Computed a total of 3095 stabilizing places and 2730 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3095 transition count 2730
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) p1), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : []
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 4 factoid took 133 ms. Reduced automaton from 4 states, 5 edges and 2 AP (stutter sensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 23 ms :[(NOT p1)]
Finished random walk after 3767 steps, including 5 resets, run visited all 1 properties in 82 ms. (steps per millisecond=45 )
Knowledge obtained : [(AND (NOT p0) p1), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 4 factoid took 130 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 28 ms :[(NOT p1)]
Stuttering acceptance computed with spot in 29 ms :[(NOT p1)]
Support contains 2 out of 3095 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 3095/3095 places, 2730/2730 transitions.
Graph (complete) has 9339 edges and 3095 vertex of which 3090 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.3 ms
Discarding 5 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 148 ms. Remains 3089 /3095 variables (removed 6) and now considering 2728/2730 (removed 2) transitions.
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:51:10] [INFO ] Invariants computation overflowed in 2700 ms
[2023-03-10 08:51:12] [INFO ] Implicit Places using invariants in 4549 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:51:15] [INFO ] Invariants computation overflowed in 2690 ms
[2023-03-10 08:51:17] [INFO ] Implicit Places using invariants and state equation in 5398 ms returned []
Implicit Place search using SMT with State Equation took 9949 ms to find 0 implicit places.
[2023-03-10 08:51:18] [INFO ] Redundant transitions in 52 ms returned []
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 08:51:20] [INFO ] Invariants computation overflowed in 2702 ms
[2023-03-10 08:51:22] [INFO ] Dead Transitions using invariants and state equation in 4086 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 3089/3095 places, 2728/2730 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 14244 ms. Remains : 3089/3095 places, 2728/2730 transitions.
Computed a total of 3089 stabilizing places and 2728 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3089 transition count 2728
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p1, (X p1), (X (X p1)), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 154 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 42 ms :[(NOT p1)]
Finished random walk after 44 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=22 )
Knowledge obtained : [p1, (X p1), (X (X p1)), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 4 factoid took 145 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 31 ms :[(NOT p1)]
Stuttering acceptance computed with spot in 25 ms :[(NOT p1)]
Stuttering acceptance computed with spot in 26 ms :[(NOT p1)]
Product exploration explored 100000 steps with 138 reset in 2054 ms.
Product exploration explored 100000 steps with 138 reset in 2292 ms.
Support contains 2 out of 3089 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Graph (complete) has 9314 edges and 3089 vertex of which 3088 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 0 output transitions
Applied a total of 1 rules in 147 ms. Remains 3088 /3089 variables (removed 1) and now considering 2728/2728 (removed 0) transitions.
// Phase 1: matrix 2728 rows 3088 cols
[2023-03-10 08:51:32] [INFO ] Computed 1364 place invariants in 4509 ms
[2023-03-10 08:51:33] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:51:34] [INFO ] Implicit Places using invariants in 6569 ms returned []
[2023-03-10 08:51:34] [INFO ] Invariant cache hit.
[2023-03-10 08:51:35] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:51:37] [INFO ] Implicit Places using invariants and state equation in 2188 ms returned []
Implicit Place search using SMT with State Equation took 8760 ms to find 0 implicit places.
[2023-03-10 08:51:37] [INFO ] Redundant transitions in 52 ms returned []
[2023-03-10 08:51:37] [INFO ] Invariant cache hit.
[2023-03-10 08:51:37] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:51:38] [INFO ] Dead Transitions using invariants and state equation in 1599 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 3088/3089 places, 2728/2728 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10564 ms. Remains : 3088/3089 places, 2728/2728 transitions.
Treatment of property Echo-PT-d02r19-LTLCardinality-14 finished in 50295 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((G(p1)||p0)))'
Support contains 2 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 3094 transition count 2730
Applied a total of 3 rules in 131 ms. Remains 3094 /3097 variables (removed 3) and now considering 2730/2730 (removed 0) transitions.
// Phase 1: matrix 2730 rows 3094 cols
[2023-03-10 08:51:43] [INFO ] Computed 1368 place invariants in 4067 ms
[2023-03-10 08:51:43] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:51:45] [INFO ] Implicit Places using invariants in 6165 ms returned []
[2023-03-10 08:51:45] [INFO ] Invariant cache hit.
[2023-03-10 08:51:45] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:51:47] [INFO ] Implicit Places using invariants and state equation in 2428 ms returned []
Implicit Place search using SMT with State Equation took 8595 ms to find 0 implicit places.
[2023-03-10 08:51:47] [INFO ] Invariant cache hit.
[2023-03-10 08:51:48] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:51:49] [INFO ] Dead Transitions using invariants and state equation in 1770 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 3094/3097 places, 2730/2730 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10496 ms. Remains : 3094/3097 places, 2730/2730 transitions.
Stuttering acceptance computed with spot in 114 ms :[true, (AND (NOT p1) (NOT p0)), (NOT p1), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-15 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 3}], [{ cond=(NOT p1), acceptance={} source=2 dest: 0}, { cond=p1, acceptance={} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=3 dest: 2}]], initial=1, aps=[p1:(OR (EQ s1397 0) (EQ s331 1)), p0:(OR (EQ s1397 0) (EQ s331 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration explored 100000 steps with 50000 reset in 2587 ms.
Product exploration explored 100000 steps with 50000 reset in 2744 ms.
Computed a total of 3094 stabilizing places and 2730 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3094 transition count 2730
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND p1 p0), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND (NOT p0) p1))), true, (X (X p1)), (F (OR (G p1) (G (NOT p1)))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (NOT (AND (NOT p0) p1)))
Knowledge based reduction with 7 factoid took 129 ms. Reduced automaton from 4 states, 6 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA Echo-PT-d02r19-LTLCardinality-15 TRUE TECHNIQUES KNOWLEDGE
Treatment of property Echo-PT-d02r19-LTLCardinality-15 finished in 17354 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Found a Lengthening insensitive property : Echo-PT-d02r19-LTLCardinality-02
Stuttering acceptance computed with spot in 68 ms :[true, (NOT p0), (NOT p0)]
Support contains 4 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Graph (complete) has 9355 edges and 3097 vertex of which 3089 are kept as prefixes of interest. Removing 8 places using SCC suffix rule.9 ms
Discarding 8 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 155 ms. Remains 3088 /3097 variables (removed 9) and now considering 2728/2730 (removed 2) transitions.
// Phase 1: matrix 2728 rows 3088 cols
[2023-03-10 08:52:01] [INFO ] Computed 1364 place invariants in 4506 ms
[2023-03-10 08:52:01] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:52:03] [INFO ] Implicit Places using invariants in 6544 ms returned []
[2023-03-10 08:52:03] [INFO ] Invariant cache hit.
[2023-03-10 08:52:03] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:52:05] [INFO ] Implicit Places using invariants and state equation in 2101 ms returned []
Implicit Place search using SMT with State Equation took 8647 ms to find 0 implicit places.
[2023-03-10 08:52:05] [INFO ] Invariant cache hit.
[2023-03-10 08:52:05] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:52:06] [INFO ] Dead Transitions using invariants and state equation in 1611 ms found 0 transitions.
Starting structural reductions in LI_LTL mode, iteration 1 : 3088/3097 places, 2728/2730 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 10417 ms. Remains : 3088/3097 places, 2728/2730 transitions.
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-02 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (EQ s128 0) (EQ s1666 1) (EQ s2414 0) (EQ s659 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak, sl-invariant], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 138 reset in 2046 ms.
Product exploration explored 100000 steps with 138 reset in 2280 ms.
Computed a total of 3088 stabilizing places and 2728 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3088 transition count 2728
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 179 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 89 ms :[true, (NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 210 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 217722 steps, run timeout after 3001 ms. (steps per millisecond=72 ) properties seen :{}
Probabilistic random walk after 217722 steps, saw 78247 distinct states, run finished after 3002 ms. (steps per millisecond=72 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-10 08:52:16] [INFO ] Invariant cache hit.
[2023-03-10 08:52:20] [INFO ] [Real]Absence check using 0 positive and 1364 generalized place invariants in 3729 ms returned sat
[2023-03-10 08:52:31] [INFO ] After 15678ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3088 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3088/3088 places, 2728/2728 transitions.
Graph (complete) has 9308 edges and 3088 vertex of which 3084 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.5 ms
Discarding 4 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3084 transition count 2724
Applied a total of 5 rules in 166 ms. Remains 3084 /3088 variables (removed 4) and now considering 2724/2728 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 167 ms. Remains : 3084/3088 places, 2724/2728 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 211 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 215549 steps, run timeout after 3001 ms. (steps per millisecond=71 ) properties seen :{}
Probabilistic random walk after 215549 steps, saw 77863 distinct states, run finished after 3001 ms. (steps per millisecond=71 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:52:38] [INFO ] Invariants computation overflowed in 3169 ms
[2023-03-10 08:53:03] [INFO ] After 25022ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3084 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 145 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 146 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 149 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:53:06] [INFO ] Invariants computation overflowed in 3097 ms
[2023-03-10 08:53:08] [INFO ] Implicit Places using invariants in 4984 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:53:11] [INFO ] Invariants computation overflowed in 3124 ms
[2023-03-10 08:53:14] [INFO ] Implicit Places using invariants and state equation in 5771 ms returned []
Implicit Place search using SMT with State Equation took 10773 ms to find 0 implicit places.
[2023-03-10 08:53:14] [INFO ] Redundant transitions in 53 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:53:17] [INFO ] Invariants computation overflowed in 3183 ms
[2023-03-10 08:53:19] [INFO ] Dead Transitions using invariants and state equation in 4592 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15575 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 151 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:53:22] [INFO ] Invariants computation overflowed in 3090 ms
[2023-03-10 08:55:58] [INFO ] After 156635ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 175 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 82 ms :[true, (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 71 ms :[true, (NOT p0), (NOT p0)]
Support contains 4 out of 3088 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3088/3088 places, 2728/2728 transitions.
Applied a total of 0 rules in 128 ms. Remains 3088 /3088 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
[2023-03-10 08:55:59] [INFO ] Invariant cache hit.
[2023-03-10 08:55:59] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:56:01] [INFO ] Implicit Places using invariants in 2168 ms returned []
[2023-03-10 08:56:01] [INFO ] Invariant cache hit.
[2023-03-10 08:56:02] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:56:03] [INFO ] Implicit Places using invariants and state equation in 2196 ms returned []
Implicit Place search using SMT with State Equation took 4367 ms to find 0 implicit places.
[2023-03-10 08:56:03] [INFO ] Invariant cache hit.
[2023-03-10 08:56:04] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:56:05] [INFO ] Dead Transitions using invariants and state equation in 1631 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6128 ms. Remains : 3088/3088 places, 2728/2728 transitions.
Computed a total of 3088 stabilizing places and 2728 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3088 transition count 2728
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 172 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 75 ms :[true, (NOT p0), (NOT p0)]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 211 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 98 ms. (steps per millisecond=102 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 217156 steps, run timeout after 3001 ms. (steps per millisecond=72 ) properties seen :{}
Probabilistic random walk after 217156 steps, saw 78156 distinct states, run finished after 3001 ms. (steps per millisecond=72 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-10 08:56:10] [INFO ] Invariant cache hit.
[2023-03-10 08:56:14] [INFO ] [Real]Absence check using 0 positive and 1364 generalized place invariants in 3747 ms returned sat
[2023-03-10 08:56:25] [INFO ] After 15693ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3088 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3088/3088 places, 2728/2728 transitions.
Graph (complete) has 9308 edges and 3088 vertex of which 3084 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.1 ms
Discarding 4 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3084 transition count 2724
Applied a total of 5 rules in 159 ms. Remains 3084 /3088 variables (removed 4) and now considering 2724/2728 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 159 ms. Remains : 3084/3088 places, 2724/2728 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 207 ms. (steps per millisecond=48 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 215839 steps, run timeout after 3001 ms. (steps per millisecond=71 ) properties seen :{}
Probabilistic random walk after 215839 steps, saw 77907 distinct states, run finished after 3001 ms. (steps per millisecond=71 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:56:32] [INFO ] Invariants computation overflowed in 3204 ms
[2023-03-10 08:56:57] [INFO ] After 25015ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 3084 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 151 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 151 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 142 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:57:01] [INFO ] Invariants computation overflowed in 3219 ms
[2023-03-10 08:57:03] [INFO ] Implicit Places using invariants in 5079 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:57:06] [INFO ] Invariants computation overflowed in 3091 ms
[2023-03-10 08:57:08] [INFO ] Implicit Places using invariants and state equation in 5814 ms returned []
Implicit Place search using SMT with State Equation took 10894 ms to find 0 implicit places.
[2023-03-10 08:57:08] [INFO ] Redundant transitions in 53 ms returned []
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:57:11] [INFO ] Invariants computation overflowed in 3099 ms
[2023-03-10 08:57:13] [INFO ] Dead Transitions using invariants and state equation in 4480 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 15580 ms. Remains : 3084/3084 places, 2724/2724 transitions.
Applied a total of 0 rules in 144 ms. Remains 3084 /3084 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3084 cols
[2023-03-10 08:57:16] [INFO ] Invariants computation overflowed in 3100 ms
[2023-03-10 08:59:52] [INFO ] After 155464ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Knowledge obtained : [p0, (X p0), true, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 176 ms. Reduced automaton from 3 states, 4 edges and 1 AP (stutter sensitive) to 3 states, 4 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 71 ms :[true, (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 74 ms :[true, (NOT p0), (NOT p0)]
Stuttering acceptance computed with spot in 78 ms :[true, (NOT p0), (NOT p0)]
Product exploration explored 100000 steps with 138 reset in 2062 ms.
Product exploration explored 100000 steps with 138 reset in 2285 ms.
Applying partial POR strategy [true, false, true]
Stuttering acceptance computed with spot in 83 ms :[true, (NOT p0), (NOT p0)]
Support contains 4 out of 3088 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3088/3088 places, 2728/2728 transitions.
Applied a total of 0 rules in 152 ms. Remains 3088 /3088 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
[2023-03-10 08:59:57] [INFO ] Redundant transitions in 51 ms returned []
[2023-03-10 08:59:57] [INFO ] Invariant cache hit.
[2023-03-10 08:59:57] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 08:59:58] [INFO ] Dead Transitions using invariants and state equation in 1641 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1858 ms. Remains : 3088/3088 places, 2728/2728 transitions.
Support contains 4 out of 3088 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3088/3088 places, 2728/2728 transitions.
Applied a total of 0 rules in 127 ms. Remains 3088 /3088 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
[2023-03-10 08:59:59] [INFO ] Invariant cache hit.
[2023-03-10 08:59:59] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 09:00:01] [INFO ] Implicit Places using invariants in 2198 ms returned []
[2023-03-10 09:00:01] [INFO ] Invariant cache hit.
[2023-03-10 09:00:01] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 09:00:03] [INFO ] Implicit Places using invariants and state equation in 2173 ms returned []
Implicit Place search using SMT with State Equation took 4373 ms to find 0 implicit places.
[2023-03-10 09:00:03] [INFO ] Invariant cache hit.
[2023-03-10 09:00:03] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 09:00:05] [INFO ] Dead Transitions using invariants and state equation in 1634 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6136 ms. Remains : 3088/3088 places, 2728/2728 transitions.
Treatment of property Echo-PT-d02r19-LTLCardinality-02 finished in 488934 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F((p0||G((p1 U p2))))))'
Found a Shortening insensitive property : Echo-PT-d02r19-LTLCardinality-04
Stuttering acceptance computed with spot in 185 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Support contains 5 out of 3097 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 3097/3097 places, 2730/2730 transitions.
Graph (complete) has 9355 edges and 3097 vertex of which 3090 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.7 ms
Discarding 7 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 148 ms. Remains 3089 /3097 variables (removed 8) and now considering 2728/2730 (removed 2) transitions.
// Phase 1: matrix 2728 rows 3089 cols
[2023-03-10 09:00:12] [INFO ] Computed 1365 place invariants in 6770 ms
[2023-03-10 09:00:14] [INFO ] Implicit Places using invariants in 8817 ms returned []
[2023-03-10 09:00:14] [INFO ] Invariant cache hit.
[2023-03-10 09:00:16] [INFO ] Implicit Places using invariants and state equation in 2047 ms returned []
Implicit Place search using SMT with State Equation took 10866 ms to find 0 implicit places.
[2023-03-10 09:00:16] [INFO ] Invariant cache hit.
[2023-03-10 09:00:17] [INFO ] Dead Transitions using invariants and state equation in 1523 ms found 0 transitions.
Starting structural reductions in LI_LTL mode, iteration 1 : 3089/3097 places, 2728/2730 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 12540 ms. Remains : 3089/3097 places, 2728/2730 transitions.
Running random walk in product with property : Echo-PT-d02r19-LTLCardinality-04 automaton TGBA Formula[mat=[[{ cond=(OR (AND (NOT p0) p2) (AND (NOT p0) p1)), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p2) p1), acceptance={0} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={0} source=1 dest: 0}, { cond=(AND (NOT p0) (NOT p2) p1), acceptance={0} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 0}]], initial=2, aps=[p0:(AND (EQ s2716 0) (EQ s2453 1)), p2:(OR (EQ s2223 0) (EQ s710 1)), p1:(EQ s50 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, cl-invariant], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 193 reset in 2316 ms.
Product exploration explored 100000 steps with 190 reset in 2576 ms.
Computed a total of 3089 stabilizing places and 2728 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3089 transition count 2728
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) (NOT p2) (NOT p1)), (X (AND (NOT p0) (NOT p2) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p2) p1))), (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1)))), (X (X (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) p1)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p2) (G (NOT p2)))), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 373 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 117 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 213 ms. (steps per millisecond=46 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-10 09:00:24] [INFO ] Invariant cache hit.
[2023-03-10 09:00:25] [INFO ] After 416ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 09:00:25] [INFO ] [Nat]Absence check using 4 positive place invariants in 61 ms returned sat
[2023-03-10 09:00:32] [INFO ] [Nat]Absence check using 4 positive and 1361 generalized place invariants in 6398 ms returned sat
[2023-03-10 09:00:50] [INFO ] After 25022ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 3089 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Graph (complete) has 9316 edges and 3089 vertex of which 3085 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.5 ms
Discarding 4 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3085 transition count 2724
Applied a total of 5 rules in 155 ms. Remains 3085 /3089 variables (removed 4) and now considering 2724/2728 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 155 ms. Remains : 3085/3089 places, 2724/2728 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 209 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 217980 steps, run timeout after 3001 ms. (steps per millisecond=72 ) properties seen :{}
Probabilistic random walk after 217980 steps, saw 78277 distinct states, run finished after 3001 ms. (steps per millisecond=72 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:00:55] [INFO ] Invariants computation overflowed in 1848 ms
[2023-03-10 09:00:56] [INFO ] After 410ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 09:01:21] [INFO ] After 25021ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 3085 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 149 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 150 ms. Remains : 3085/3085 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 144 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:01:23] [INFO ] Invariants computation overflowed in 1836 ms
[2023-03-10 09:01:25] [INFO ] Implicit Places using invariants in 3670 ms returned []
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:01:26] [INFO ] Invariants computation overflowed in 1836 ms
[2023-03-10 09:01:27] [INFO ] Implicit Places using invariants and state equation in 2487 ms returned []
Implicit Place search using SMT with State Equation took 6161 ms to find 0 implicit places.
[2023-03-10 09:01:27] [INFO ] Redundant transitions in 52 ms returned []
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:01:29] [INFO ] Invariants computation overflowed in 1840 ms
[2023-03-10 09:01:30] [INFO ] Dead Transitions using invariants and state equation in 3238 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9601 ms. Remains : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 143 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:01:32] [INFO ] Invariants computation overflowed in 1841 ms
[2023-03-10 09:01:33] [INFO ] After 412ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 09:05:18] [INFO ] After 225024ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Knowledge obtained : [(AND (NOT p0) (NOT p2) (NOT p1)), (X (AND (NOT p0) (NOT p2) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p2) p1))), (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1)))), (X (X (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) p1)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND (NOT p0) p1))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p2) (G (NOT p2)))), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : [(F (OR (AND (NOT p0) p1) (AND (NOT p0) p2))), (F (NOT (AND (NOT p0) (NOT p1) (NOT p2))))]
Knowledge based reduction with 10 factoid took 363 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 104 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 116 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
[2023-03-10 09:05:18] [INFO ] Invariant cache hit.
[2023-03-10 09:05:24] [INFO ] [Real]Absence check using 4 positive place invariants in 73 ms returned sat
[2023-03-10 09:05:33] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 09:05:33] [INFO ] [Real]Absence check using 4 positive and 1361 generalized place invariants in 9782 ms returned unknown
Could not prove EG (AND (NOT p0) (NOT p2))
Support contains 5 out of 3089 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Applied a total of 0 rules in 128 ms. Remains 3089 /3089 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
[2023-03-10 09:05:34] [INFO ] Invariant cache hit.
[2023-03-10 09:05:35] [INFO ] Implicit Places using invariants in 1938 ms returned []
[2023-03-10 09:05:35] [INFO ] Invariant cache hit.
[2023-03-10 09:05:37] [INFO ] Implicit Places using invariants and state equation in 2029 ms returned []
Implicit Place search using SMT with State Equation took 3969 ms to find 0 implicit places.
[2023-03-10 09:05:37] [INFO ] Invariant cache hit.
[2023-03-10 09:05:39] [INFO ] Dead Transitions using invariants and state equation in 1511 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5610 ms. Remains : 3089/3089 places, 2728/2728 transitions.
Computed a total of 3089 stabilizing places and 2728 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 3089 transition count 2728
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (AND (NOT p0) (NOT p1) (NOT p2))), (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2)))), (X (NOT (AND (NOT p0) p1 (NOT p2)))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2))))), (X (X (NOT (AND (NOT p0) p1 (NOT p2))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p1) (G (NOT p1)))), (F (OR (G p2) (G (NOT p2))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 391 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 109 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Incomplete random walk after 10000 steps, including 13 resets, run finished after 215 ms. (steps per millisecond=46 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-10 09:05:41] [INFO ] Invariant cache hit.
[2023-03-10 09:05:41] [INFO ] After 414ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 09:05:42] [INFO ] [Nat]Absence check using 4 positive place invariants in 60 ms returned sat
[2023-03-10 09:05:48] [INFO ] [Nat]Absence check using 4 positive and 1361 generalized place invariants in 6308 ms returned sat
[2023-03-10 09:06:06] [INFO ] After 25024ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 3089 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Graph (complete) has 9316 edges and 3089 vertex of which 3085 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.4 ms
Discarding 4 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 3085 transition count 2724
Applied a total of 5 rules in 155 ms. Remains 3085 /3089 variables (removed 4) and now considering 2724/2728 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 155 ms. Remains : 3085/3089 places, 2724/2728 transitions.
Incomplete random walk after 10000 steps, including 13 resets, run finished after 211 ms. (steps per millisecond=47 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 217320 steps, run timeout after 3001 ms. (steps per millisecond=72 ) properties seen :{}
Probabilistic random walk after 217320 steps, saw 78155 distinct states, run finished after 3001 ms. (steps per millisecond=72 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:06:12] [INFO ] Invariants computation overflowed in 1931 ms
[2023-03-10 09:06:12] [INFO ] After 408ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 09:06:37] [INFO ] After 25021ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 5 out of 3085 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 148 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 148 ms. Remains : 3085/3085 places, 2724/2724 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 142 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:06:39] [INFO ] Invariants computation overflowed in 1857 ms
[2023-03-10 09:06:41] [INFO ] Implicit Places using invariants in 3731 ms returned []
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:06:43] [INFO ] Invariants computation overflowed in 1853 ms
[2023-03-10 09:06:46] [INFO ] Implicit Places using invariants and state equation in 4602 ms returned []
Implicit Place search using SMT with State Equation took 8334 ms to find 0 implicit places.
[2023-03-10 09:06:46] [INFO ] Redundant transitions in 52 ms returned []
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:06:48] [INFO ] Invariants computation overflowed in 1839 ms
[2023-03-10 09:06:49] [INFO ] Dead Transitions using invariants and state equation in 3199 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11733 ms. Remains : 3085/3085 places, 2724/2724 transitions.
Applied a total of 0 rules in 142 ms. Remains 3085 /3085 variables (removed 0) and now considering 2724/2724 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 2724 rows 3085 cols
[2023-03-10 09:06:51] [INFO ] Invariants computation overflowed in 1836 ms
[2023-03-10 09:06:52] [INFO ] After 415ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-10 09:10:37] [INFO ] After 225014ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (AND (NOT p0) (NOT p1) (NOT p2))), (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2)))), (X (NOT (AND (NOT p0) p1 (NOT p2)))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (OR (AND (NOT p0) p1) (AND (NOT p0) p2))))), (X (X (NOT (AND (NOT p0) p1 (NOT p2))))), (F (OR (G p0) (G (NOT p0)))), (F (OR (G p1) (G (NOT p1)))), (F (OR (G p2) (G (NOT p2))))]
False Knowledge obtained : [(F (OR (AND (NOT p0) p2) (AND (NOT p0) p1))), (F (NOT (AND (NOT p0) (NOT p2) (NOT p1))))]
Knowledge based reduction with 10 factoid took 389 ms. Reduced automaton from 3 states, 6 edges and 3 AP (stutter sensitive) to 3 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 88 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Stuttering acceptance computed with spot in 83 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
[2023-03-10 09:10:37] [INFO ] Invariant cache hit.
[2023-03-10 09:10:43] [INFO ] [Real]Absence check using 4 positive place invariants in 71 ms returned sat
[2023-03-10 09:10:52] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 09:10:52] [INFO ] [Real]Absence check using 4 positive and 1361 generalized place invariants in 9681 ms returned unknown
Could not prove EG (AND (NOT p0) (NOT p2))
Stuttering acceptance computed with spot in 112 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Product exploration explored 100000 steps with 194 reset in 2300 ms.
Product exploration explored 100000 steps with 191 reset in 2556 ms.
Applying partial POR strategy [true, true, false]
Stuttering acceptance computed with spot in 114 ms :[(AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2))]
Support contains 5 out of 3089 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Applied a total of 0 rules in 149 ms. Remains 3089 /3089 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
[2023-03-10 09:10:58] [INFO ] Redundant transitions in 53 ms returned []
[2023-03-10 09:10:58] [INFO ] Invariant cache hit.
[2023-03-10 09:10:59] [INFO ] Dead Transitions using invariants and state equation in 1526 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 1733 ms. Remains : 3089/3089 places, 2728/2728 transitions.
Support contains 5 out of 3089 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 3089/3089 places, 2728/2728 transitions.
Applied a total of 0 rules in 126 ms. Remains 3089 /3089 variables (removed 0) and now considering 2728/2728 (removed 0) transitions.
[2023-03-10 09:10:59] [INFO ] Invariant cache hit.
[2023-03-10 09:11:01] [INFO ] Implicit Places using invariants in 1968 ms returned []
[2023-03-10 09:11:01] [INFO ] Invariant cache hit.
[2023-03-10 09:11:03] [INFO ] Implicit Places using invariants and state equation in 2059 ms returned []
Implicit Place search using SMT with State Equation took 4029 ms to find 0 implicit places.
[2023-03-10 09:11:03] [INFO ] Invariant cache hit.
[2023-03-10 09:11:05] [INFO ] Dead Transitions using invariants and state equation in 1529 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5684 ms. Remains : 3089/3089 places, 2728/2728 transitions.
Treatment of property Echo-PT-d02r19-LTLCardinality-04 finished in 660241 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X((p0||F(G(p1))))))'
[2023-03-10 09:11:05] [INFO ] Flatten gal took : 133 ms
[2023-03-10 09:11:05] [INFO ] Export to MCC of 4 properties in file /home/mcc/execution/LTLCardinality.sr.xml took 1 ms.
[2023-03-10 09:11:05] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 3097 places, 2730 transitions and 14586 arcs took 22 ms.
Total runtime 2509220 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Echo-PT-d02r19
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
LTLCardinality

BK_STOP 1678440044398

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d02r19-LTLCardinality-04
lola: time limit : 899 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 4/899 2/32 Echo-PT-d02r19-LTLCardinality-04 201493 m, 40298 m/sec, 327210 t fired, .

Time elapsed: 7 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 9/899 5/32 Echo-PT-d02r19-LTLCardinality-04 461128 m, 51927 m/sec, 786055 t fired, .

Time elapsed: 12 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 14/899 7/32 Echo-PT-d02r19-LTLCardinality-04 711183 m, 50011 m/sec, 1244121 t fired, .

Time elapsed: 17 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 19/899 9/32 Echo-PT-d02r19-LTLCardinality-04 961226 m, 50008 m/sec, 1702219 t fired, .

Time elapsed: 22 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 24/899 12/32 Echo-PT-d02r19-LTLCardinality-04 1214639 m, 50682 m/sec, 2160681 t fired, .

Time elapsed: 27 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 29/899 14/32 Echo-PT-d02r19-LTLCardinality-04 1465711 m, 50214 m/sec, 2620871 t fired, .

Time elapsed: 32 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 34/899 17/32 Echo-PT-d02r19-LTLCardinality-04 1718875 m, 50632 m/sec, 3077922 t fired, .

Time elapsed: 37 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 39/899 19/32 Echo-PT-d02r19-LTLCardinality-04 1982701 m, 52765 m/sec, 3532209 t fired, .

Time elapsed: 42 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 44/899 21/32 Echo-PT-d02r19-LTLCardinality-04 2230469 m, 49553 m/sec, 3993751 t fired, .

Time elapsed: 47 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 49/899 24/32 Echo-PT-d02r19-LTLCardinality-04 2467216 m, 47349 m/sec, 4455799 t fired, .

Time elapsed: 52 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 54/899 26/32 Echo-PT-d02r19-LTLCardinality-04 2702032 m, 46963 m/sec, 4917167 t fired, .

Time elapsed: 57 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 59/899 28/32 Echo-PT-d02r19-LTLCardinality-04 2936600 m, 46913 m/sec, 5377952 t fired, .

Time elapsed: 62 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 64/899 30/32 Echo-PT-d02r19-LTLCardinality-04 3173266 m, 47333 m/sec, 5838863 t fired, .

Time elapsed: 67 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 69/899 32/32 Echo-PT-d02r19-LTLCardinality-04 3402680 m, 45882 m/sec, 6301025 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 4 (type EXCL) for Echo-PT-d02r19-LTLCardinality-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: LAUNCH task # 10 (type EXCL) for 9 Echo-PT-d02r19-LTLCardinality-14
lola: time limit : 1174 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/1174 1/32 Echo-PT-d02r19-LTLCardinality-14 100652 m, 20130 m/sec, 518233 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/1174 2/32 Echo-PT-d02r19-LTLCardinality-14 199679 m, 19805 m/sec, 1034550 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/1174 3/32 Echo-PT-d02r19-LTLCardinality-14 279843 m, 16032 m/sec, 1550400 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/1174 4/32 Echo-PT-d02r19-LTLCardinality-14 364592 m, 16949 m/sec, 2071570 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/1174 5/32 Echo-PT-d02r19-LTLCardinality-14 445151 m, 16111 m/sec, 2587185 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/1174 6/32 Echo-PT-d02r19-LTLCardinality-14 525668 m, 16103 m/sec, 3101691 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/1174 6/32 Echo-PT-d02r19-LTLCardinality-14 593771 m, 13620 m/sec, 3618229 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/1174 7/32 Echo-PT-d02r19-LTLCardinality-14 665618 m, 14369 m/sec, 4133995 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/1174 8/32 Echo-PT-d02r19-LTLCardinality-14 748691 m, 16614 m/sec, 4656049 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/1174 8/32 Echo-PT-d02r19-LTLCardinality-14 831513 m, 16564 m/sec, 5177979 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/1174 9/32 Echo-PT-d02r19-LTLCardinality-14 904187 m, 14534 m/sec, 5707350 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/1174 10/32 Echo-PT-d02r19-LTLCardinality-14 972920 m, 13746 m/sec, 6221774 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/1174 10/32 Echo-PT-d02r19-LTLCardinality-14 1046116 m, 14639 m/sec, 6736070 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/1174 11/32 Echo-PT-d02r19-LTLCardinality-14 1115288 m, 13834 m/sec, 7250836 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/1174 12/32 Echo-PT-d02r19-LTLCardinality-14 1183756 m, 13693 m/sec, 7768202 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 80/1174 12/32 Echo-PT-d02r19-LTLCardinality-14 1244348 m, 12118 m/sec, 8284838 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 85/1174 13/32 Echo-PT-d02r19-LTLCardinality-14 1307012 m, 12532 m/sec, 8801371 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 90/1174 14/32 Echo-PT-d02r19-LTLCardinality-14 1391538 m, 16905 m/sec, 9331083 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 95/1174 15/32 Echo-PT-d02r19-LTLCardinality-14 1475573 m, 16807 m/sec, 9860192 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 100/1174 15/32 Echo-PT-d02r19-LTLCardinality-14 1548056 m, 14496 m/sec, 10389849 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 105/1174 16/32 Echo-PT-d02r19-LTLCardinality-14 1619065 m, 14201 m/sec, 10920185 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 110/1174 17/32 Echo-PT-d02r19-LTLCardinality-14 1701692 m, 16525 m/sec, 11439582 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 115/1174 18/32 Echo-PT-d02r19-LTLCardinality-14 1783043 m, 16270 m/sec, 11958637 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 120/1174 18/32 Echo-PT-d02r19-LTLCardinality-14 1854595 m, 14310 m/sec, 12479451 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 125/1174 19/32 Echo-PT-d02r19-LTLCardinality-14 1924220 m, 13925 m/sec, 13000729 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 130/1174 20/32 Echo-PT-d02r19-LTLCardinality-14 2006341 m, 16424 m/sec, 13521074 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 135/1174 20/32 Echo-PT-d02r19-LTLCardinality-14 2087288 m, 16189 m/sec, 14040251 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 140/1174 21/32 Echo-PT-d02r19-LTLCardinality-14 2159018 m, 14346 m/sec, 14558833 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 145/1174 22/32 Echo-PT-d02r19-LTLCardinality-14 2228430 m, 13882 m/sec, 15077845 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 150/1174 23/32 Echo-PT-d02r19-LTLCardinality-14 2301214 m, 14556 m/sec, 15599408 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 155/1174 23/32 Echo-PT-d02r19-LTLCardinality-14 2370705 m, 13898 m/sec, 16120884 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 160/1174 24/32 Echo-PT-d02r19-LTLCardinality-14 2437646 m, 13388 m/sec, 16642494 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 165/1174 24/32 Echo-PT-d02r19-LTLCardinality-14 2499967 m, 12464 m/sec, 17164170 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 170/1174 25/32 Echo-PT-d02r19-LTLCardinality-14 2561757 m, 12358 m/sec, 17685727 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 175/1174 26/32 Echo-PT-d02r19-LTLCardinality-14 2615869 m, 10822 m/sec, 18202904 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 180/1174 26/32 Echo-PT-d02r19-LTLCardinality-14 2671053 m, 11036 m/sec, 18722759 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 185/1174 27/32 Echo-PT-d02r19-LTLCardinality-14 2740324 m, 13854 m/sec, 19243660 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 190/1174 27/32 Echo-PT-d02r19-LTLCardinality-14 2818098 m, 15554 m/sec, 19763377 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 195/1174 28/32 Echo-PT-d02r19-LTLCardinality-14 2885051 m, 13390 m/sec, 20277244 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 200/1174 29/32 Echo-PT-d02r19-LTLCardinality-14 2954998 m, 13989 m/sec, 20794861 t fired, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 205/1174 29/32 Echo-PT-d02r19-LTLCardinality-14 3022342 m, 13468 m/sec, 21315257 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 210/1174 30/32 Echo-PT-d02r19-LTLCardinality-14 3085372 m, 12606 m/sec, 21834331 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 215/1174 31/32 Echo-PT-d02r19-LTLCardinality-14 3144760 m, 11877 m/sec, 22352925 t fired, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 220/1174 31/32 Echo-PT-d02r19-LTLCardinality-14 3212862 m, 13620 m/sec, 22873761 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 225/1174 32/32 Echo-PT-d02r19-LTLCardinality-14 3281118 m, 13651 m/sec, 23393817 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 230/1174 32/32 Echo-PT-d02r19-LTLCardinality-14 3340157 m, 11807 m/sec, 23911736 t fired, .

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 10 (type EXCL) for Echo-PT-d02r19-LTLCardinality-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d02r19-LTLCardinality-02
lola: time limit : 1644 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/1644 1/32 Echo-PT-d02r19-LTLCardinality-02 100721 m, 20144 m/sec, 518587 t fired, .

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/1644 2/32 Echo-PT-d02r19-LTLCardinality-02 200098 m, 19875 m/sec, 1037143 t fired, .

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/1644 3/32 Echo-PT-d02r19-LTLCardinality-02 280634 m, 16107 m/sec, 1554872 t fired, .

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/1644 4/32 Echo-PT-d02r19-LTLCardinality-02 364903 m, 16853 m/sec, 2073622 t fired, .

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/1644 5/32 Echo-PT-d02r19-LTLCardinality-02 446387 m, 16296 m/sec, 2594743 t fired, .

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/1644 6/32 Echo-PT-d02r19-LTLCardinality-02 526818 m, 16086 m/sec, 3110685 t fired, .

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/1644 6/32 Echo-PT-d02r19-LTLCardinality-02 594553 m, 13547 m/sec, 3623609 t fired, .

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/1644 7/32 Echo-PT-d02r19-LTLCardinality-02 668017 m, 14692 m/sec, 4146892 t fired, .

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 45/1644 8/32 Echo-PT-d02r19-LTLCardinality-02 750714 m, 16539 m/sec, 4671140 t fired, .

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 50/1644 8/32 Echo-PT-d02r19-LTLCardinality-02 834341 m, 16725 m/sec, 5195917 t fired, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 55/1644 9/32 Echo-PT-d02r19-LTLCardinality-02 905903 m, 14312 m/sec, 5719683 t fired, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 60/1644 10/32 Echo-PT-d02r19-LTLCardinality-02 975857 m, 13990 m/sec, 6242810 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 65/1644 10/32 Echo-PT-d02r19-LTLCardinality-02 1049828 m, 14794 m/sec, 6767349 t fired, .

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 70/1644 11/32 Echo-PT-d02r19-LTLCardinality-02 1121578 m, 14350 m/sec, 7299690 t fired, .

Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 75/1644 12/32 Echo-PT-d02r19-LTLCardinality-02 1191057 m, 13895 m/sec, 7831955 t fired, .

Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 80/1644 12/32 Echo-PT-d02r19-LTLCardinality-02 1253122 m, 12413 m/sec, 8358122 t fired, .

Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 85/1644 13/32 Echo-PT-d02r19-LTLCardinality-02 1321490 m, 13673 m/sec, 8877686 t fired, .

Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 90/1644 14/32 Echo-PT-d02r19-LTLCardinality-02 1402007 m, 16103 m/sec, 9398150 t fired, .

Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 95/1644 15/32 Echo-PT-d02r19-LTLCardinality-02 1484954 m, 16589 m/sec, 9920149 t fired, .

Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 100/1644 15/32 Echo-PT-d02r19-LTLCardinality-02 1555056 m, 14020 m/sec, 10447170 t fired, .

Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 105/1644 16/32 Echo-PT-d02r19-LTLCardinality-02 1626831 m, 14355 m/sec, 10972355 t fired, .

Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 110/1644 17/32 Echo-PT-d02r19-LTLCardinality-02 1708631 m, 16360 m/sec, 11488194 t fired, .

Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 115/1644 18/32 Echo-PT-d02r19-LTLCardinality-02 1790139 m, 16301 m/sec, 12004249 t fired, .

Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 120/1644 18/32 Echo-PT-d02r19-LTLCardinality-02 1860445 m, 14061 m/sec, 12523669 t fired, .

Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 125/1644 19/32 Echo-PT-d02r19-LTLCardinality-02 1930144 m, 13939 m/sec, 13042949 t fired, .

Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 130/1644 20/32 Echo-PT-d02r19-LTLCardinality-02 2012699 m, 16511 m/sec, 13560902 t fired, .

Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 135/1644 20/32 Echo-PT-d02r19-LTLCardinality-02 2093947 m, 16249 m/sec, 14080277 t fired, .

Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 140/1644 21/32 Echo-PT-d02r19-LTLCardinality-02 2164676 m, 14145 m/sec, 14599863 t fired, .

Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 145/1644 22/32 Echo-PT-d02r19-LTLCardinality-02 2234160 m, 13896 m/sec, 15119719 t fired, .

Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 150/1644 22/32 Echo-PT-d02r19-LTLCardinality-02 2306434 m, 14454 m/sec, 15639582 t fired, .

Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 155/1644 23/32 Echo-PT-d02r19-LTLCardinality-02 2375994 m, 13912 m/sec, 16159367 t fired, .

Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 160/1644 24/32 Echo-PT-d02r19-LTLCardinality-02 2442317 m, 13264 m/sec, 16679874 t fired, .

Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 165/1644 24/32 Echo-PT-d02r19-LTLCardinality-02 2504258 m, 12388 m/sec, 17201311 t fired, .

Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 170/1644 25/32 Echo-PT-d02r19-LTLCardinality-02 2565567 m, 12261 m/sec, 17722246 t fired, .

Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 175/1644 25/32 Echo-PT-d02r19-LTLCardinality-02 2619927 m, 10872 m/sec, 18240442 t fired, .

Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 180/1644 26/32 Echo-PT-d02r19-LTLCardinality-02 2674852 m, 10985 m/sec, 18762666 t fired, .

Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 185/1644 27/32 Echo-PT-d02r19-LTLCardinality-02 2745800 m, 14189 m/sec, 19285218 t fired, .

Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 190/1644 27/32 Echo-PT-d02r19-LTLCardinality-02 2824370 m, 15714 m/sec, 19805260 t fired, .

Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 195/1644 28/32 Echo-PT-d02r19-LTLCardinality-02 2891473 m, 13420 m/sec, 20321175 t fired, .

Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 200/1644 29/32 Echo-PT-d02r19-LTLCardinality-02 2960354 m, 13776 m/sec, 20840946 t fired, .

Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 205/1644 29/32 Echo-PT-d02r19-LTLCardinality-02 3028052 m, 13539 m/sec, 21362194 t fired, .

Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 210/1644 30/32 Echo-PT-d02r19-LTLCardinality-02 3090570 m, 12503 m/sec, 21882381 t fired, .

Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 215/1644 30/32 Echo-PT-d02r19-LTLCardinality-02 3150573 m, 12000 m/sec, 22402778 t fired, .

Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 220/1644 31/32 Echo-PT-d02r19-LTLCardinality-02 3218997 m, 13684 m/sec, 22926125 t fired, .

Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 225/1644 32/32 Echo-PT-d02r19-LTLCardinality-02 3287118 m, 13624 m/sec, 23445304 t fired, .

Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 230/1644 32/32 Echo-PT-d02r19-LTLCardinality-02 3347558 m, 12088 m/sec, 23972143 t fired, .

Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 1 (type EXCL) for Echo-PT-d02r19-LTLCardinality-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: LAUNCH task # 7 (type EXCL) for 6 Echo-PT-d02r19-LTLCardinality-06
lola: time limit : 3053 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 5/3053 7/32 Echo-PT-d02r19-LTLCardinality-06 373941 m, 74788 m/sec, 409994 t fired, .

Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 10/3053 13/32 Echo-PT-d02r19-LTLCardinality-06 750104 m, 75232 m/sec, 822381 t fired, .

Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 15/3053 19/32 Echo-PT-d02r19-LTLCardinality-06 1122591 m, 74497 m/sec, 1234470 t fired, .

Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 20/3053 26/32 Echo-PT-d02r19-LTLCardinality-06 1494627 m, 74407 m/sec, 1646837 t fired, .

Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 LTL EXCL 25/3053 32/32 Echo-PT-d02r19-LTLCardinality-06 1869907 m, 75056 m/sec, 2059025 t fired, .

Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: CANCELED task # 7 (type EXCL) for Echo-PT-d02r19-LTLCardinality-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r19-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r19-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 4
lola: Portfolio finished: no open tasks 4

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r19-LTLCardinality-02: LTL unknown AGGR
Echo-PT-d02r19-LTLCardinality-04: LTL unknown AGGR
Echo-PT-d02r19-LTLCardinality-06: LTL unknown AGGR
Echo-PT-d02r19-LTLCardinality-14: LTL unknown AGGR


Time elapsed: 577 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r19"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Echo-PT-d02r19, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852500075"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r19.tgz
mv Echo-PT-d02r19 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;