fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r167-tall-167838852400051
Last Updated
May 14, 2023

About the Execution of LoLa+red for Echo-PT-d02r09

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
861.136 169885.00 182420.00 833.80 ??FFFTTFTFFFTFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852400051.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Echo-PT-d02r09, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852400051
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 772K
-rw-r--r-- 1 mcc users 7.6K Feb 25 14:08 CTLCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 25 14:08 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 14:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 25 14:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:03 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:03 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 25 14:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 25 14:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 25 14:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 303K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-00
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-01
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-02
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-03
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-04
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-05
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-06
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-07
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-08
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-09
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-10
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-11
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-12
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-13
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-14
FORMULA_NAME Echo-PT-d02r09-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678433716146

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Echo-PT-d02r09
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 07:35:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-10 07:35:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 07:35:17] [INFO ] Load time of PNML (sax parser for PT used): 81 ms
[2023-03-10 07:35:17] [INFO ] Transformed 735 places.
[2023-03-10 07:35:17] [INFO ] Transformed 570 transitions.
[2023-03-10 07:35:17] [INFO ] Found NUPN structural information;
[2023-03-10 07:35:17] [INFO ] Parsed PT model containing 735 places and 570 transitions and 3220 arcs in 146 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 8 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
FORMULA Echo-PT-d02r09-LTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r09-LTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r09-LTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r09-LTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r09-LTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Initial state reduction rules removed 1 formulas.
FORMULA Echo-PT-d02r09-LTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r09-LTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r09-LTLCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Echo-PT-d02r09-LTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 17 out of 735 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 735/735 places, 570/570 transitions.
Reduce places removed 75 places and 0 transitions.
Iterating post reduction 0 with 75 rules applied. Total rules applied 75 place count 660 transition count 570
Applied a total of 75 rules in 58 ms. Remains 660 /735 variables (removed 75) and now considering 570/570 (removed 0) transitions.
// Phase 1: matrix 570 rows 660 cols
[2023-03-10 07:35:18] [INFO ] Computed 294 place invariants in 192 ms
[2023-03-10 07:35:19] [INFO ] Implicit Places using invariants in 1701 ms returned []
[2023-03-10 07:35:19] [INFO ] Invariant cache hit.
[2023-03-10 07:35:22] [INFO ] Implicit Places using invariants and state equation in 2947 ms returned []
Implicit Place search using SMT with State Equation took 4676 ms to find 0 implicit places.
[2023-03-10 07:35:22] [INFO ] Invariant cache hit.
[2023-03-10 07:35:23] [INFO ] Dead Transitions using invariants and state equation in 801 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 660/735 places, 570/570 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5542 ms. Remains : 660/735 places, 570/570 transitions.
Support contains 17 out of 660 places after structural reductions.
[2023-03-10 07:35:23] [INFO ] Flatten gal took : 82 ms
[2023-03-10 07:35:23] [INFO ] Flatten gal took : 49 ms
[2023-03-10 07:35:23] [INFO ] Input system was already deterministic with 570 transitions.
Finished random walk after 1650 steps, including 10 resets, run visited all 10 properties in 66 ms. (steps per millisecond=25 )
FORMULA Echo-PT-d02r09-LTLCardinality-10 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 660 stabilizing places and 570 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 660 transition count 570
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(X(X((G(!X(X(p0))) U p1))))))'
Support contains 2 out of 660 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 660/660 places, 570/570 transitions.
Graph (complete) has 1937 edges and 660 vertex of which 650 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.6 ms
Discarding 10 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 83 ms. Remains 649 /660 variables (removed 11) and now considering 568/570 (removed 2) transitions.
// Phase 1: matrix 568 rows 649 cols
[2023-03-10 07:35:24] [INFO ] Computed 285 place invariants in 106 ms
[2023-03-10 07:35:26] [INFO ] Implicit Places using invariants in 1995 ms returned [93, 122, 125, 154]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 2008 ms to find 4 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 645/660 places, 568/570 transitions.
Applied a total of 0 rules in 24 ms. Remains 645 /645 variables (removed 0) and now considering 568/568 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 2115 ms. Remains : 645/660 places, 568/570 transitions.
Stuttering acceptance computed with spot in 176 ms :[(NOT p1), (NOT p1)]
Running random walk in product with property : Echo-PT-d02r09-LTLCardinality-00 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p1), acceptance={} source=0 dest: 1}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(OR (EQ s122 0) (EQ s547 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 657 reset in 722 ms.
Product exploration explored 100000 steps with 660 reset in 750 ms.
Computed a total of 645 stabilizing places and 568 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 645 transition count 568
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p1, (X p1), (X (X p1)), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 138 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 52 ms :[(NOT p1), (NOT p1)]
Finished random walk after 88 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=44 )
Knowledge obtained : [p1, (X p1), (X (X p1)), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 4 factoid took 145 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 61 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 68 ms :[(NOT p1), (NOT p1)]
Support contains 2 out of 645 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 645/645 places, 568/568 transitions.
Applied a total of 0 rules in 28 ms. Remains 645 /645 variables (removed 0) and now considering 568/568 (removed 0) transitions.
// Phase 1: matrix 568 rows 645 cols
[2023-03-10 07:35:28] [INFO ] Computed 281 place invariants in 111 ms
[2023-03-10 07:35:30] [INFO ] Implicit Places using invariants in 1696 ms returned []
[2023-03-10 07:35:30] [INFO ] Invariant cache hit.
[2023-03-10 07:35:35] [INFO ] Implicit Places using invariants and state equation in 4559 ms returned []
Implicit Place search using SMT with State Equation took 6262 ms to find 0 implicit places.
[2023-03-10 07:35:35] [INFO ] Redundant transitions in 30 ms returned []
[2023-03-10 07:35:35] [INFO ] Invariant cache hit.
[2023-03-10 07:35:36] [INFO ] Dead Transitions using invariants and state equation in 968 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 7302 ms. Remains : 645/645 places, 568/568 transitions.
Computed a total of 645 stabilizing places and 568 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 645 transition count 568
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p1, (X p1), (X (X p1)), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 147 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 67 ms :[(NOT p1), (NOT p1)]
Finished random walk after 159 steps, including 0 resets, run visited all 1 properties in 6 ms. (steps per millisecond=26 )
Knowledge obtained : [p1, (X p1), (X (X p1)), (F (OR (G p1) (G (NOT p1))))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 4 factoid took 172 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 72 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 59 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 60 ms :[(NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 655 reset in 620 ms.
Product exploration explored 100000 steps with 657 reset in 675 ms.
Support contains 2 out of 645 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 645/645 places, 568/568 transitions.
Graph (complete) has 1860 edges and 645 vertex of which 644 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.3 ms
Discarding 1 places :
Also discarding 0 output transitions
Applied a total of 1 rules in 21 ms. Remains 644 /645 variables (removed 1) and now considering 568/568 (removed 0) transitions.
// Phase 1: matrix 568 rows 644 cols
[2023-03-10 07:35:38] [INFO ] Computed 280 place invariants in 143 ms
[2023-03-10 07:35:40] [INFO ] Implicit Places using invariants in 1872 ms returned []
[2023-03-10 07:35:40] [INFO ] Invariant cache hit.
[2023-03-10 07:35:42] [INFO ] Implicit Places using invariants and state equation in 2942 ms returned []
Implicit Place search using SMT with State Equation took 4817 ms to find 0 implicit places.
[2023-03-10 07:35:42] [INFO ] Redundant transitions in 11 ms returned []
[2023-03-10 07:35:43] [INFO ] Invariant cache hit.
[2023-03-10 07:35:43] [INFO ] Dead Transitions using invariants and state equation in 844 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 644/645 places, 568/568 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 5712 ms. Remains : 644/645 places, 568/568 transitions.
Treatment of property Echo-PT-d02r09-LTLCardinality-00 finished in 19805 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 2 out of 660 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 660/660 places, 570/570 transitions.
Graph (complete) has 1937 edges and 660 vertex of which 650 are kept as prefixes of interest. Removing 10 places using SCC suffix rule.2 ms
Discarding 10 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Applied a total of 1 rules in 21 ms. Remains 649 /660 variables (removed 11) and now considering 568/570 (removed 2) transitions.
// Phase 1: matrix 568 rows 649 cols
[2023-03-10 07:35:44] [INFO ] Computed 285 place invariants in 100 ms
[2023-03-10 07:35:45] [INFO ] Implicit Places using invariants in 1614 ms returned [93, 122, 125, 154]
Discarding 4 places :
Implicit Place search using SMT only with invariants took 1617 ms to find 4 implicit places.
Starting structural reductions in SI_LTL mode, iteration 1 : 645/660 places, 568/570 transitions.
Applied a total of 0 rules in 24 ms. Remains 645 /645 variables (removed 0) and now considering 568/568 (removed 0) transitions.
Finished structural reductions in SI_LTL mode , in 2 iterations and 1663 ms. Remains : 645/660 places, 568/570 transitions.
Stuttering acceptance computed with spot in 34 ms :[(NOT p0)]
Running random walk in product with property : Echo-PT-d02r09-LTLCardinality-01 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (NEQ s472 0) (NEQ s207 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 621 reset in 596 ms.
Product exploration explored 100000 steps with 621 reset in 652 ms.
Computed a total of 645 stabilizing places and 568 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 645 transition count 568
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 145 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 43 ms :[(NOT p0)]
Finished random walk after 138 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=34 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 126 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 35 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 44 ms :[(NOT p0)]
// Phase 1: matrix 568 rows 645 cols
[2023-03-10 07:35:47] [INFO ] Computed 281 place invariants in 119 ms
[2023-03-10 07:35:48] [INFO ] [Real]Absence check using 4 positive place invariants in 11 ms returned sat
[2023-03-10 07:36:02] [INFO ] [Real]Absence check using 4 positive and 277 generalized place invariants in 14625 ms returned unknown
Could not prove EG (NOT p0)
Support contains 2 out of 645 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 645/645 places, 568/568 transitions.
Applied a total of 0 rules in 28 ms. Remains 645 /645 variables (removed 0) and now considering 568/568 (removed 0) transitions.
[2023-03-10 07:36:02] [INFO ] Invariant cache hit.
[2023-03-10 07:36:04] [INFO ] Implicit Places using invariants in 1600 ms returned []
[2023-03-10 07:36:04] [INFO ] Invariant cache hit.
[2023-03-10 07:36:07] [INFO ] Implicit Places using invariants and state equation in 2917 ms returned []
Implicit Place search using SMT with State Equation took 4522 ms to find 0 implicit places.
[2023-03-10 07:36:07] [INFO ] Redundant transitions in 55 ms returned []
[2023-03-10 07:36:07] [INFO ] Invariant cache hit.
[2023-03-10 07:36:08] [INFO ] Dead Transitions using invariants and state equation in 835 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 5458 ms. Remains : 645/645 places, 568/568 transitions.
Computed a total of 645 stabilizing places and 568 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 645 transition count 568
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 116 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 26 ms :[(NOT p0)]
Finished random walk after 117 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=58 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0))), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 4 factoid took 130 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 25 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 38 ms :[(NOT p0)]
[2023-03-10 07:36:08] [INFO ] Invariant cache hit.
[2023-03-10 07:36:09] [INFO ] [Real]Absence check using 4 positive place invariants in 8 ms returned sat
[2023-03-10 07:36:23] [INFO ] SMT solver returned unknown. Retrying;
[2023-03-10 07:36:23] [INFO ] [Real]Absence check using 4 positive and 277 generalized place invariants in 14641 ms returned unknown
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 36 ms :[(NOT p0)]
Product exploration explored 100000 steps with 621 reset in 584 ms.
Product exploration explored 100000 steps with 621 reset in 623 ms.
Support contains 2 out of 645 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 645/645 places, 568/568 transitions.
Applied a total of 0 rules in 18 ms. Remains 645 /645 variables (removed 0) and now considering 568/568 (removed 0) transitions.
[2023-03-10 07:36:25] [INFO ] Invariant cache hit.
[2023-03-10 07:36:26] [INFO ] Implicit Places using invariants in 1588 ms returned []
[2023-03-10 07:36:26] [INFO ] Invariant cache hit.
[2023-03-10 07:36:29] [INFO ] Implicit Places using invariants and state equation in 2872 ms returned []
Implicit Place search using SMT with State Equation took 4467 ms to find 0 implicit places.
[2023-03-10 07:36:29] [INFO ] Redundant transitions in 7 ms returned []
[2023-03-10 07:36:29] [INFO ] Invariant cache hit.
[2023-03-10 07:36:30] [INFO ] Dead Transitions using invariants and state equation in 820 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 5318 ms. Remains : 645/645 places, 568/568 transitions.
Treatment of property Echo-PT-d02r09-LTLCardinality-01 finished in 46379 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(p0) U G(p0)))'
Support contains 1 out of 660 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 570/570 transitions.
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 654 transition count 570
Applied a total of 6 rules in 8 ms. Remains 654 /660 variables (removed 6) and now considering 570/570 (removed 0) transitions.
// Phase 1: matrix 570 rows 654 cols
[2023-03-10 07:36:30] [INFO ] Computed 288 place invariants in 89 ms
[2023-03-10 07:36:32] [INFO ] Implicit Places using invariants in 2109 ms returned []
[2023-03-10 07:36:32] [INFO ] Invariant cache hit.
[2023-03-10 07:36:35] [INFO ] Implicit Places using invariants and state equation in 3305 ms returned []
Implicit Place search using SMT with State Equation took 5420 ms to find 0 implicit places.
[2023-03-10 07:36:35] [INFO ] Invariant cache hit.
[2023-03-10 07:36:36] [INFO ] Dead Transitions using invariants and state equation in 1024 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 654/660 places, 570/570 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6455 ms. Remains : 654/660 places, 570/570 transitions.
Stuttering acceptance computed with spot in 82 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : Echo-PT-d02r09-LTLCardinality-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(EQ s568 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 22 steps with 0 reset in 0 ms.
FORMULA Echo-PT-d02r09-LTLCardinality-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d02r09-LTLCardinality-03 finished in 6565 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Support contains 1 out of 660 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 570/570 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 655 transition count 570
Applied a total of 5 rules in 14 ms. Remains 655 /660 variables (removed 5) and now considering 570/570 (removed 0) transitions.
// Phase 1: matrix 570 rows 655 cols
[2023-03-10 07:36:37] [INFO ] Computed 289 place invariants in 121 ms
[2023-03-10 07:36:38] [INFO ] Implicit Places using invariants in 2021 ms returned []
[2023-03-10 07:36:38] [INFO ] Invariant cache hit.
[2023-03-10 07:36:42] [INFO ] Implicit Places using invariants and state equation in 3519 ms returned []
Implicit Place search using SMT with State Equation took 5549 ms to find 0 implicit places.
[2023-03-10 07:36:42] [INFO ] Invariant cache hit.
[2023-03-10 07:36:43] [INFO ] Dead Transitions using invariants and state equation in 955 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 655/660 places, 570/570 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6520 ms. Remains : 655/660 places, 570/570 transitions.
Stuttering acceptance computed with spot in 74 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : Echo-PT-d02r09-LTLCardinality-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(NEQ s201 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Product exploration explored 100000 steps with 50000 reset in 457 ms.
Product exploration explored 100000 steps with 50000 reset in 484 ms.
Computed a total of 655 stabilizing places and 570 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 655 transition count 570
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p0, (X p0), (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X p0)
Knowledge based reduction with 4 factoid took 80 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA Echo-PT-d02r09-LTLCardinality-12 TRUE TECHNIQUES KNOWLEDGE
Treatment of property Echo-PT-d02r09-LTLCardinality-12 finished in 7839 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X((X((!p0||F(p1)))&&F(!p0))) U ((!p2&&X((X((!p0||F(p1)))&&F(!p0))))||X(G((X((!p0||F(p1)))&&F(!p0)))))))'
Support contains 5 out of 660 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 570/570 transitions.
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 654 transition count 570
Applied a total of 6 rules in 7 ms. Remains 654 /660 variables (removed 6) and now considering 570/570 (removed 0) transitions.
// Phase 1: matrix 570 rows 654 cols
[2023-03-10 07:36:44] [INFO ] Computed 288 place invariants in 93 ms
[2023-03-10 07:36:46] [INFO ] Implicit Places using invariants in 2006 ms returned []
[2023-03-10 07:36:46] [INFO ] Invariant cache hit.
[2023-03-10 07:36:50] [INFO ] Implicit Places using invariants and state equation in 3248 ms returned []
Implicit Place search using SMT with State Equation took 5268 ms to find 0 implicit places.
[2023-03-10 07:36:50] [INFO ] Invariant cache hit.
[2023-03-10 07:36:51] [INFO ] Dead Transitions using invariants and state equation in 1081 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 654/660 places, 570/570 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6361 ms. Remains : 654/660 places, 570/570 transitions.
Stuttering acceptance computed with spot in 384 ms :[p0, p0, (AND (NOT p1) p0), p0, (NOT p1), (AND p0 (NOT p1)), (AND p0 (NOT p1)), (AND (NOT p1) p0), false]
Running random walk in product with property : Echo-PT-d02r09-LTLCardinality-13 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 2}, { cond=p0, acceptance={} source=0 dest: 3}], [{ cond=true, acceptance={} source=1 dest: 0}, { cond=p2, acceptance={} source=1 dest: 1}, { cond=p0, acceptance={} source=1 dest: 3}, { cond=p2, acceptance={} source=1 dest: 5}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=2 dest: 4}], [{ cond=p0, acceptance={0} source=3 dest: 3}], [{ cond=(NOT p1), acceptance={0} source=4 dest: 4}], [{ cond=(AND p2 p0 (NOT p1)), acceptance={0} source=5 dest: 5}, { cond=(AND (NOT p2) p0 (NOT p1)), acceptance={} source=5 dest: 6}, { cond=(AND p0 (NOT p1)), acceptance={} source=5 dest: 7}, { cond=(AND p2 p0 (NOT p1)), acceptance={} source=5 dest: 8}], [{ cond=(AND p0 (NOT p1)), acceptance={0} source=6 dest: 6}], [{ cond=(NOT p1), acceptance={} source=7 dest: 2}, { cond=(AND p0 (NOT p1)), acceptance={} source=7 dest: 6}], [{ cond=(AND p2 (NOT p0) (NOT p1)), acceptance={0} source=8 dest: 5}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=8 dest: 7}, { cond=(AND p2 (NOT p0) (NOT p1)), acceptance={} source=8 dest: 8}]], initial=1, aps=[p0:(OR (EQ s282 0) (EQ s200 1)), p2:(AND (EQ s371 1) (OR (EQ s150 0) (EQ s615 1))), p1:(NEQ s371 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null, null, null, null, null][false, false, false, false, false, false, false, false, false]]
Stuttering criterion allowed to conclude after 197 steps with 1 reset in 2 ms.
FORMULA Echo-PT-d02r09-LTLCardinality-13 FALSE TECHNIQUES STUTTER_TEST
Treatment of property Echo-PT-d02r09-LTLCardinality-13 finished in 6777 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(F(p0))))'
Support contains 3 out of 660 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 570/570 transitions.
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 0 with 5 rules applied. Total rules applied 5 place count 655 transition count 570
Applied a total of 5 rules in 14 ms. Remains 655 /660 variables (removed 5) and now considering 570/570 (removed 0) transitions.
// Phase 1: matrix 570 rows 655 cols
[2023-03-10 07:36:51] [INFO ] Computed 289 place invariants in 90 ms
[2023-03-10 07:36:53] [INFO ] Implicit Places using invariants in 2043 ms returned []
[2023-03-10 07:36:53] [INFO ] Invariant cache hit.
[2023-03-10 07:36:57] [INFO ] Implicit Places using invariants and state equation in 3489 ms returned []
Implicit Place search using SMT with State Equation took 5539 ms to find 0 implicit places.
[2023-03-10 07:36:57] [INFO ] Invariant cache hit.
[2023-03-10 07:36:58] [INFO ] Dead Transitions using invariants and state equation in 978 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 655/660 places, 570/570 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6536 ms. Remains : 655/660 places, 570/570 transitions.
Stuttering acceptance computed with spot in 121 ms :[(NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : Echo-PT-d02r09-LTLCardinality-15 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={} source=2 dest: 1}]], initial=2, aps=[p0:(OR (EQ s570 1) (EQ s105 0) (EQ s330 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 33333 reset in 412 ms.
Product exploration explored 100000 steps with 33333 reset in 433 ms.
Computed a total of 655 stabilizing places and 570 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 655 transition count 570
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge : F ( (Ga|G!a) & (Gb|G!b)...)
Knowledge obtained : [p0, (X (X p0)), (F (OR (G p0) (G (NOT p0))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (X p0))
Knowledge based reduction with 3 factoid took 64 ms. Reduced automaton from 3 states, 3 edges and 1 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA Echo-PT-d02r09-LTLCardinality-15 TRUE TECHNIQUES KNOWLEDGE
Treatment of property Echo-PT-d02r09-LTLCardinality-15 finished in 7796 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(X(X((G(!X(X(p0))) U p1))))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
[2023-03-10 07:36:59] [INFO ] Flatten gal took : 38 ms
[2023-03-10 07:36:59] [INFO ] Export to MCC of 2 properties in file /home/mcc/execution/LTLCardinality.sr.xml took 1 ms.
[2023-03-10 07:36:59] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 660 places, 570 transitions and 2957 arcs took 6 ms.
Total runtime 102069 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Echo-PT-d02r09
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
LTLCardinality

BK_STOP 1678433886031

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 Echo-PT-d02r09-LTLCardinality-00
lola: time limit : 1799 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 4/1799 7/32 Echo-PT-d02r09-LTLCardinality-00 758025 m, 151605 m/sec, 1783419 t fired, .

Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 9/1799 13/32 Echo-PT-d02r09-LTLCardinality-00 1477710 m, 143937 m/sec, 3582981 t fired, .

Time elapsed: 10 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 14/1799 18/32 Echo-PT-d02r09-LTLCardinality-00 2149610 m, 134380 m/sec, 5360373 t fired, .

Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 19/1799 24/32 Echo-PT-d02r09-LTLCardinality-00 2841442 m, 138366 m/sec, 7147166 t fired, .

Time elapsed: 20 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 24/1799 29/32 Echo-PT-d02r09-LTLCardinality-00 3566793 m, 145070 m/sec, 8929945 t fired, .

Time elapsed: 25 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 2
lola: CANCELED task # 1 (type EXCL) for Echo-PT-d02r09-LTLCardinality-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
lola: LAUNCH task # 4 (type EXCL) for 3 Echo-PT-d02r09-LTLCardinality-01
lola: time limit : 3570 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 5/3570 6/32 Echo-PT-d02r09-LTLCardinality-01 615710 m, 123142 m/sec, 1927170 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 10/3570 10/32 Echo-PT-d02r09-LTLCardinality-01 1085034 m, 93864 m/sec, 3965926 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 15/3570 15/32 Echo-PT-d02r09-LTLCardinality-01 1608041 m, 104601 m/sec, 5951418 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 20/3570 19/32 Echo-PT-d02r09-LTLCardinality-01 2057758 m, 89943 m/sec, 8006942 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 25/3570 23/32 Echo-PT-d02r09-LTLCardinality-01 2512972 m, 91042 m/sec, 10072275 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 30/3570 28/32 Echo-PT-d02r09-LTLCardinality-01 2989817 m, 95369 m/sec, 12088453 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
lola: CANCELED task # 4 (type EXCL) for Echo-PT-d02r09-LTLCardinality-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Echo-PT-d02r09-LTLCardinality-00: LTL 0 0 0 0 1 0 1 0
Echo-PT-d02r09-LTLCardinality-01: LTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 2
lola: Portfolio finished: no open tasks 2

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Echo-PT-d02r09-LTLCardinality-00: LTL unknown AGGR
Echo-PT-d02r09-LTLCardinality-01: LTL unknown AGGR


Time elapsed: 65 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Echo-PT-d02r09"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Echo-PT-d02r09, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852400051"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Echo-PT-d02r09.tgz
mv Echo-PT-d02r09 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;