About the Execution of LoLa+red for ERK-PT-000100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 5542.899 | 158942.00 | 144825.00 | 846.30 | ????T??F?TFFTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r167-tall-167838852400018.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ERK-PT-000100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r167-tall-167838852400018
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 8.6K Feb 26 16:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 26 16:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K Feb 26 16:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 26 16:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:02 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:02 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 16:03 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:03 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 16:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Feb 26 16:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Feb 26 16:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 16:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:03 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:03 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 6.7K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME ERK-PT-000100-CTLFireability-00
FORMULA_NAME ERK-PT-000100-CTLFireability-01
FORMULA_NAME ERK-PT-000100-CTLFireability-02
FORMULA_NAME ERK-PT-000100-CTLFireability-03
FORMULA_NAME ERK-PT-000100-CTLFireability-04
FORMULA_NAME ERK-PT-000100-CTLFireability-05
FORMULA_NAME ERK-PT-000100-CTLFireability-06
FORMULA_NAME ERK-PT-000100-CTLFireability-07
FORMULA_NAME ERK-PT-000100-CTLFireability-08
FORMULA_NAME ERK-PT-000100-CTLFireability-09
FORMULA_NAME ERK-PT-000100-CTLFireability-10
FORMULA_NAME ERK-PT-000100-CTLFireability-11
FORMULA_NAME ERK-PT-000100-CTLFireability-12
FORMULA_NAME ERK-PT-000100-CTLFireability-13
FORMULA_NAME ERK-PT-000100-CTLFireability-14
FORMULA_NAME ERK-PT-000100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678433233629
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ERK-PT-000100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-10 07:27:15] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-10 07:27:15] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-10 07:27:15] [INFO ] Load time of PNML (sax parser for PT used): 19 ms
[2023-03-10 07:27:15] [INFO ] Transformed 11 places.
[2023-03-10 07:27:15] [INFO ] Transformed 11 transitions.
[2023-03-10 07:27:15] [INFO ] Parsed PT model containing 11 places and 11 transitions and 34 arcs in 75 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 2 formulas.
FORMULA ERK-PT-000100-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA ERK-PT-000100-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 11 out of 11 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 8 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
// Phase 1: matrix 11 rows 11 cols
[2023-03-10 07:27:15] [INFO ] Computed 5 place invariants in 6 ms
[2023-03-10 07:27:15] [INFO ] Implicit Places using invariants in 126 ms returned []
[2023-03-10 07:27:15] [INFO ] Invariant cache hit.
[2023-03-10 07:27:15] [INFO ] Implicit Places using invariants and state equation in 34 ms returned []
Implicit Place search using SMT with State Equation took 184 ms to find 0 implicit places.
[2023-03-10 07:27:15] [INFO ] Invariant cache hit.
[2023-03-10 07:27:15] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 223 ms. Remains : 11/11 places, 11/11 transitions.
Support contains 11 out of 11 places after structural reductions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 13 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 3 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Incomplete random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 25) seen :22
Finished Best-First random walk after 357 steps, including 0 resets, run visited all 3 properties in 4 ms. (steps per millisecond=89 )
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 11 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 9 transition count 10
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 9 transition count 10
Applied a total of 4 rules in 5 ms. Remains 9 /11 variables (removed 2) and now considering 10/11 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 9/11 places, 10/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 2 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:15] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:15] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 11 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 9 transition count 10
Applied a total of 3 rules in 1 ms. Remains 9 /11 variables (removed 2) and now considering 10/11 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 9/11 places, 10/11 transitions.
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 0 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 11 transition count 10
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 9 transition count 10
Applied a total of 3 rules in 1 ms. Remains 9 /11 variables (removed 2) and now considering 10/11 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1 ms. Remains : 9/11 places, 10/11 transitions.
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 0 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 0 ms
[2023-03-10 07:27:16] [INFO ] Input system was already deterministic with 10 transitions.
Finished random walk after 1415 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=707 )
FORMULA ERK-PT-000100-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 11/11 places, 11/11 transitions.
Applied a total of 0 rules in 0 ms. Remains 11 /11 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 11/11 places, 11/11 transitions.
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Input system was already deterministic with 11 transitions.
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Flatten gal took : 1 ms
[2023-03-10 07:27:16] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-10 07:27:16] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 11 places, 11 transitions and 34 arcs took 1 ms.
Total runtime 748 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ERK-PT-000100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA ERK-PT-000100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-000100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-000100-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-000100-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-000100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA ERK-PT-000100-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678433392571
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 4 (type EXCL) for 3 ERK-PT-000100-CTLFireability-01
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 51 (type FNDP) for 24 ERK-PT-000100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 24 ERK-PT-000100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type SRCH) for 24 ERK-PT-000100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type FNDP) for ERK-PT-000100-CTLFireability-09
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 52 (type EQUN) for ERK-PT-000100-CTLFireability-09 (obsolete)
lola: CANCELED task # 54 (type SRCH) for ERK-PT-000100-CTLFireability-09 (obsolete)
lola: FINISHED task # 54 (type SRCH) for ERK-PT-000100-CTLFireability-09
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 52 (type EQUN) for ERK-PT-000100-CTLFireability-09
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-15: DISJ 0 4 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/240 10/32 ERK-PT-000100-CTLFireability-01 2466804 m, 493360 m/sec, 10763676 t fired, .
Time elapsed: 5 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-15: DISJ 0 4 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/240 20/32 ERK-PT-000100-CTLFireability-01 4819518 m, 470542 m/sec, 21049582 t fired, .
Time elapsed: 10 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-15: DISJ 0 4 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/240 29/32 ERK-PT-000100-CTLFireability-01 7161509 m, 468398 m/sec, 31309316 t fired, .
Time elapsed: 15 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 4 (type EXCL) for ERK-PT-000100-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-15: DISJ 0 4 0 0 4 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 49 (type EXCL) for 36 ERK-PT-000100-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for ERK-PT-000100-CTLFireability-15
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 ERK-PT-000100-CTLFireability-14
lola: time limit : 358 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for ERK-PT-000100-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 ERK-PT-000100-CTLFireability-13
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for ERK-PT-000100-CTLFireability-13
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 ERK-PT-000100-CTLFireability-10
lola: time limit : 447 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for ERK-PT-000100-CTLFireability-10
lola: result : false
lola: markings : 208
lola: fired transitions : 208
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 ERK-PT-000100-CTLFireability-06
lola: time limit : 511 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/511 8/32 ERK-PT-000100-CTLFireability-06 1948186 m, 389637 m/sec, 10086174 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/511 13/32 ERK-PT-000100-CTLFireability-06 3222935 m, 254949 m/sec, 19790253 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/511 18/32 ERK-PT-000100-CTLFireability-06 4294511 m, 214315 m/sec, 29452704 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/511 22/32 ERK-PT-000100-CTLFireability-06 5258237 m, 192745 m/sec, 39070180 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/511 25/32 ERK-PT-000100-CTLFireability-06 6177257 m, 183804 m/sec, 48639348 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/511 29/32 ERK-PT-000100-CTLFireability-06 7190209 m, 202590 m/sec, 58167504 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 19 (type EXCL) for ERK-PT-000100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 16 (type EXCL) for 15 ERK-PT-000100-CTLFireability-05
lola: time limit : 590 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/590 9/32 ERK-PT-000100-CTLFireability-05 2219157 m, 443831 m/sec, 9504714 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/590 17/32 ERK-PT-000100-CTLFireability-05 4174349 m, 391038 m/sec, 18605688 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/590 24/32 ERK-PT-000100-CTLFireability-05 5882544 m, 341639 m/sec, 27370872 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/590 32/32 ERK-PT-000100-CTLFireability-05 7836713 m, 390833 m/sec, 36201414 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 16 (type EXCL) for ERK-PT-000100-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 13 (type EXCL) for 12 ERK-PT-000100-CTLFireability-04
lola: time limit : 704 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for ERK-PT-000100-CTLFireability-04
lola: result : true
lola: markings : 45295
lola: fired transitions : 73439
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 ERK-PT-000100-CTLFireability-03
lola: time limit : 880 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/880 11/32 ERK-PT-000100-CTLFireability-03 2674063 m, 534812 m/sec, 8453474 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/880 21/32 ERK-PT-000100-CTLFireability-03 5101577 m, 485502 m/sec, 16501878 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/880 30/32 ERK-PT-000100-CTLFireability-03 7477372 m, 475159 m/sec, 24427886 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 10 (type EXCL) for ERK-PT-000100-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 7 (type EXCL) for 6 ERK-PT-000100-CTLFireability-02
lola: time limit : 1166 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1166 10/32 ERK-PT-000100-CTLFireability-02 2394454 m, 478890 m/sec, 9836459 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1166 19/32 ERK-PT-000100-CTLFireability-02 4618209 m, 444751 m/sec, 19037904 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1166 28/32 ERK-PT-000100-CTLFireability-02 6816436 m, 439645 m/sec, 28154701 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for ERK-PT-000100-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 1 (type EXCL) for 0 ERK-PT-000100-CTLFireability-00
lola: time limit : 1740 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1740 13/32 ERK-PT-000100-CTLFireability-00 3052076 m, 610415 m/sec, 11308822 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1740 24/32 ERK-PT-000100-CTLFireability-00 5863893 m, 562363 m/sec, 21928460 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for ERK-PT-000100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 22 (type EXCL) for 21 ERK-PT-000100-CTLFireability-08
lola: time limit : 3465 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/3465 9/32 ERK-PT-000100-CTLFireability-08 2179259 m, 435851 m/sec, 8853200 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/3465 17/32 ERK-PT-000100-CTLFireability-08 4139164 m, 391981 m/sec, 17430504 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/3465 25/32 ERK-PT-000100-CTLFireability-08 6237002 m, 419567 m/sec, 25935566 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 22 (type EXCL) for ERK-PT-000100-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ERK-PT-000100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ERK-PT-000100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ERK-PT-000100-CTLFireability-00: CTL unknown AGGR
ERK-PT-000100-CTLFireability-01: CTL unknown AGGR
ERK-PT-000100-CTLFireability-02: CTL unknown AGGR
ERK-PT-000100-CTLFireability-03: CTL unknown AGGR
ERK-PT-000100-CTLFireability-04: CTL true CTL model checker
ERK-PT-000100-CTLFireability-05: CTL unknown AGGR
ERK-PT-000100-CTLFireability-06: CTL unknown AGGR
ERK-PT-000100-CTLFireability-08: CTL unknown AGGR
ERK-PT-000100-CTLFireability-09: EF true findpath
ERK-PT-000100-CTLFireability-10: CTL false CTL model checker
ERK-PT-000100-CTLFireability-13: CTL false CTL model checker
ERK-PT-000100-CTLFireability-14: CTL false CTL model checker
ERK-PT-000100-CTLFireability-15: DISJ true CTL model checker
Time elapsed: 155 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ERK-PT-000100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ERK-PT-000100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r167-tall-167838852400018"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/ERK-PT-000100.tgz
mv ERK-PT-000100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;