About the Execution of LoLA for GPPP-PT-C0100N0000010000
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
3322.283 | 240326.00 | 233208.00 | 657.80 | ??F????T?FTTFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r166-tall-167838852300866.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is GPPP-PT-C0100N0000010000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838852300866
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 9.1K Feb 26 10:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 100K Feb 26 10:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 10:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 10:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:10 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 16:10 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 16:10 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 10:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 10:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Feb 26 10:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 10:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:10 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 17 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1 Mar 5 18:22 large_marking
-rw-r--r-- 1 mcc users 21K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-00
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-01
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-02
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-03
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-04
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-05
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-06
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-07
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-08
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-09
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-10
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-11
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-12
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-13
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-14
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678567289871
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=GPPP-PT-C0100N0000010000
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT GPPP-PT-C0100N0000010000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678567530197
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C0100N0000010000-CTLFireability-04
lola: time limit : 188 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/223 5/32 GPPP-PT-C0100N0000010000-CTLFireability-04 1090809 m, 218161 m/sec, 7275163 t fired, .
Time elapsed: 25 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/223 9/32 GPPP-PT-C0100N0000010000-CTLFireability-04 2121025 m, 206043 m/sec, 14185020 t fired, .
Time elapsed: 30 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/223 14/32 GPPP-PT-C0100N0000010000-CTLFireability-04 3132500 m, 202295 m/sec, 20969695 t fired, .
Time elapsed: 35 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/223 18/32 GPPP-PT-C0100N0000010000-CTLFireability-04 4130425 m, 199585 m/sec, 27886179 t fired, .
Time elapsed: 40 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/223 22/32 GPPP-PT-C0100N0000010000-CTLFireability-04 5051530 m, 184221 m/sec, 34794814 t fired, .
Time elapsed: 45 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/223 26/32 GPPP-PT-C0100N0000010000-CTLFireability-04 5940907 m, 177875 m/sec, 41466375 t fired, .
Time elapsed: 50 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/223 30/32 GPPP-PT-C0100N0000010000-CTLFireability-04 6942545 m, 200327 m/sec, 48117594 t fired, .
Time elapsed: 55 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 GPPP-PT-C0100N0000010000-CTLFireability-14
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-14
lola: result : true
lola: markings : 406
lola: fired transitions : 408
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 GPPP-PT-C0100N0000010000-CTLFireability-12
lola: time limit : 252 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 GPPP-PT-C0100N0000010000-CTLFireability-11
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-11
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 GPPP-PT-C0100N0000010000-CTLFireability-10
lola: time limit : 295 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-10
lola: result : true
lola: markings : 3204
lola: fired transitions : 5632
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C0100N0000010000-CTLFireability-08
lola: time limit : 321 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/321 6/32 GPPP-PT-C0100N0000010000-CTLFireability-08 1292854 m, 258570 m/sec, 7391205 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/321 11/32 GPPP-PT-C0100N0000010000-CTLFireability-08 2478835 m, 237196 m/sec, 14348441 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/321 16/32 GPPP-PT-C0100N0000010000-CTLFireability-08 3623107 m, 228854 m/sec, 21091070 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/321 21/32 GPPP-PT-C0100N0000010000-CTLFireability-08 4735596 m, 222497 m/sec, 27673708 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/321 25/32 GPPP-PT-C0100N0000010000-CTLFireability-08 5837509 m, 220382 m/sec, 34176846 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/321 30/32 GPPP-PT-C0100N0000010000-CTLFireability-08 6917230 m, 215944 m/sec, 40576989 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0100N0000010000-CTLFireability-07
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-07
lola: result : true
lola: markings : 35056
lola: fired transitions : 149996
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C0100N0000010000-CTLFireability-06
lola: time limit : 389 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/389 9/32 GPPP-PT-C0100N0000010000-CTLFireability-06 2018375 m, 403675 m/sec, 8484998 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/389 17/32 GPPP-PT-C0100N0000010000-CTLFireability-06 3934210 m, 383167 m/sec, 16586101 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/389 25/32 GPPP-PT-C0100N0000010000-CTLFireability-06 5792212 m, 371600 m/sec, 24430360 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0100N0000010000-CTLFireability-05
lola: time limit : 435 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/435 8/32 GPPP-PT-C0100N0000010000-CTLFireability-05 1732297 m, 346459 m/sec, 8343417 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/435 14/32 GPPP-PT-C0100N0000010000-CTLFireability-05 3137372 m, 281015 m/sec, 16469551 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/435 20/32 GPPP-PT-C0100N0000010000-CTLFireability-05 4631630 m, 298851 m/sec, 24620984 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/435 27/32 GPPP-PT-C0100N0000010000-CTLFireability-05 6226579 m, 318989 m/sec, 32306014 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0100N0000010000-CTLFireability-03
lola: time limit : 494 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/494 9/32 GPPP-PT-C0100N0000010000-CTLFireability-03 1979898 m, 395979 m/sec, 7323537 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/494 16/32 GPPP-PT-C0100N0000010000-CTLFireability-03 3747177 m, 353455 m/sec, 14068623 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/494 24/32 GPPP-PT-C0100N0000010000-CTLFireability-03 5571178 m, 364800 m/sec, 20883227 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/494 31/32 GPPP-PT-C0100N0000010000-CTLFireability-03 7267540 m, 339272 m/sec, 27329507 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C0100N0000010000-CTLFireability-02
lola: time limit : 572 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-02
lola: result : false
lola: markings : 2002
lola: fired transitions : 8408
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0100N0000010000-CTLFireability-00
lola: time limit : 686 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/686 7/32 GPPP-PT-C0100N0000010000-CTLFireability-00 1485437 m, 297087 m/sec, 8448400 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/686 12/32 GPPP-PT-C0100N0000010000-CTLFireability-00 2722335 m, 247379 m/sec, 16817609 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/686 17/32 GPPP-PT-C0100N0000010000-CTLFireability-00 3935356 m, 242604 m/sec, 25064038 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/686 23/32 GPPP-PT-C0100N0000010000-CTLFireability-00 5306237 m, 274176 m/sec, 33177659 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/686 28/32 GPPP-PT-C0100N0000010000-CTLFireability-00 6633763 m, 265505 m/sec, 40916164 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-09: EG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG 0 1 0 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-15: EG 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 GPPP-PT-C0100N0000010000-CTLFireability-09
lola: time limit : 851 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-09
lola: result : false
lola: markings : 178220
lola: fired transitions : 267294
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 GPPP-PT-C0100N0000010000-CTLFireability-13
lola: time limit : 1134 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-13
lola: result : true
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 GPPP-PT-C0100N0000010000-CTLFireability-15
lola: time limit : 1702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C0100N0000010000-CTLFireability-01
lola: time limit : 3404 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3404 5/32 GPPP-PT-C0100N0000010000-CTLFireability-01 971375 m, 194275 m/sec, 8704232 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3404 8/32 GPPP-PT-C0100N0000010000-CTLFireability-01 1916453 m, 189015 m/sec, 17239015 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3404 12/32 GPPP-PT-C0100N0000010000-CTLFireability-01 2812103 m, 179130 m/sec, 25589257 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3404 16/32 GPPP-PT-C0100N0000010000-CTLFireability-01 3707070 m, 178993 m/sec, 33839934 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3404 20/32 GPPP-PT-C0100N0000010000-CTLFireability-01 4575508 m, 173687 m/sec, 42503010 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/3404 23/32 GPPP-PT-C0100N0000010000-CTLFireability-01 5396205 m, 164139 m/sec, 50710662 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/3404 26/32 GPPP-PT-C0100N0000010000-CTLFireability-01 6167760 m, 154311 m/sec, 58680540 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/3404 29/32 GPPP-PT-C0100N0000010000-CTLFireability-01 6910771 m, 148602 m/sec, 66266583 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
GPPP-PT-C0100N0000010000-CTLFireability-00: CTL unknown AGGR
GPPP-PT-C0100N0000010000-CTLFireability-01: CTL unknown AGGR
GPPP-PT-C0100N0000010000-CTLFireability-02: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-03: CTL unknown AGGR
GPPP-PT-C0100N0000010000-CTLFireability-04: CTL unknown AGGR
GPPP-PT-C0100N0000010000-CTLFireability-05: CTL unknown AGGR
GPPP-PT-C0100N0000010000-CTLFireability-06: CTL unknown AGGR
GPPP-PT-C0100N0000010000-CTLFireability-07: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-08: CTL unknown AGGR
GPPP-PT-C0100N0000010000-CTLFireability-09: EG false state space / EG
GPPP-PT-C0100N0000010000-CTLFireability-10: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-11: EXEF true state space /EXEF
GPPP-PT-C0100N0000010000-CTLFireability-12: CTL false CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-13: EFEG true state space /EFEG
GPPP-PT-C0100N0000010000-CTLFireability-14: CTL true CTL model checker
GPPP-PT-C0100N0000010000-CTLFireability-15: EG false state space / EG
Time elapsed: 241 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0100N0000010000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0100N0000010000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838852300866"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0100N0000010000.tgz
mv GPPP-PT-C0100N0000010000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;