fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838851800522
Last Updated
May 14, 2023

About the Execution of LoLA for FlexibleBarrier-PT-14a

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
8263.048 215561.00 205563.00 607.90 ?T????FFTTFF?FFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851800522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is FlexibleBarrier-PT-14a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851800522
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 628K
-rw-r--r-- 1 mcc users 7.7K Feb 25 13:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 25 13:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 12:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 12:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 13:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 151K Feb 25 13:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 13:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 36K Feb 25 13:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 169K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-14a-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678482502929

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FlexibleBarrier-PT-14a
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT FlexibleBarrier-PT-14a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA FlexibleBarrier-PT-14a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FlexibleBarrier-PT-14a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678482718490

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 FlexibleBarrier-PT-14a-CTLFireability-01
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 4 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-01
lola: result : true
lola: markings : 8
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-14a-CTLFireability-00
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/239 7/32 FlexibleBarrier-PT-14a-CTLFireability-00 1606286 m, 321257 m/sec, 3924115 t fired, .

Time elapsed: 6 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/239 13/32 FlexibleBarrier-PT-14a-CTLFireability-00 3005611 m, 279865 m/sec, 7511570 t fired, .

Time elapsed: 11 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/239 19/32 FlexibleBarrier-PT-14a-CTLFireability-00 4223420 m, 243561 m/sec, 10823226 t fired, .

Time elapsed: 16 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/239 23/32 FlexibleBarrier-PT-14a-CTLFireability-00 5405472 m, 236410 m/sec, 14057096 t fired, .

Time elapsed: 21 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/239 28/32 FlexibleBarrier-PT-14a-CTLFireability-00 6553849 m, 229675 m/sec, 17226800 t fired, .

Time elapsed: 26 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 FlexibleBarrier-PT-14a-CTLFireability-14
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 FlexibleBarrier-PT-14a-CTLFireability-12
lola: time limit : 274 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/274 16/32 FlexibleBarrier-PT-14a-CTLFireability-12 3453082 m, 690616 m/sec, 4983339 t fired, .

Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/274 27/32 FlexibleBarrier-PT-14a-CTLFireability-12 6197730 m, 548929 m/sec, 9185967 t fired, .

Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 FlexibleBarrier-PT-14a-CTLFireability-11
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-11
lola: result : false
lola: markings : 2
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 FlexibleBarrier-PT-14a-CTLFireability-10
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-10
lola: result : false
lola: markings : 6
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 FlexibleBarrier-PT-14a-CTLFireability-09
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-09
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 FlexibleBarrier-PT-14a-CTLFireability-08
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-08
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 FlexibleBarrier-PT-14a-CTLFireability-06
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-06
lola: result : false
lola: markings : 8
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 FlexibleBarrier-PT-14a-CTLFireability-05
lola: time limit : 507 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/507 5/32 FlexibleBarrier-PT-14a-CTLFireability-05 1073253 m, 214650 m/sec, 4049989 t fired, .

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/507 10/32 FlexibleBarrier-PT-14a-CTLFireability-05 2103579 m, 206065 m/sec, 8040587 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/507 14/32 FlexibleBarrier-PT-14a-CTLFireability-05 3045996 m, 188483 m/sec, 11742232 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/507 17/32 FlexibleBarrier-PT-14a-CTLFireability-05 3901105 m, 171021 m/sec, 15274411 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/507 21/32 FlexibleBarrier-PT-14a-CTLFireability-05 4723130 m, 164405 m/sec, 18671646 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/507 24/32 FlexibleBarrier-PT-14a-CTLFireability-05 5512777 m, 157929 m/sec, 22009758 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/507 27/32 FlexibleBarrier-PT-14a-CTLFireability-05 6306218 m, 158688 m/sec, 25396108 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/507 31/32 FlexibleBarrier-PT-14a-CTLFireability-05 7089576 m, 156671 m/sec, 28742503 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 FlexibleBarrier-PT-14a-CTLFireability-04
lola: time limit : 584 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/584 8/32 FlexibleBarrier-PT-14a-CTLFireability-04 1849520 m, 369904 m/sec, 4570385 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/584 15/32 FlexibleBarrier-PT-14a-CTLFireability-04 3310529 m, 292201 m/sec, 8335908 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/584 20/32 FlexibleBarrier-PT-14a-CTLFireability-04 4604461 m, 258786 m/sec, 11824384 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/584 25/32 FlexibleBarrier-PT-14a-CTLFireability-04 5836558 m, 246419 m/sec, 15185638 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/584 30/32 FlexibleBarrier-PT-14a-CTLFireability-04 7043138 m, 241316 m/sec, 18479011 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 FlexibleBarrier-PT-14a-CTLFireability-03
lola: time limit : 695 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/695 7/32 FlexibleBarrier-PT-14a-CTLFireability-03 1570379 m, 314075 m/sec, 4333153 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/695 13/32 FlexibleBarrier-PT-14a-CTLFireability-03 2870631 m, 260050 m/sec, 8089358 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/695 18/32 FlexibleBarrier-PT-14a-CTLFireability-03 4020609 m, 229995 m/sec, 11672159 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/695 22/32 FlexibleBarrier-PT-14a-CTLFireability-03 5119363 m, 219750 m/sec, 15173728 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/695 27/32 FlexibleBarrier-PT-14a-CTLFireability-03 6153888 m, 206905 m/sec, 18558234 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/695 31/32 FlexibleBarrier-PT-14a-CTLFireability-03 7159196 m, 201061 m/sec, 21870625 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FlexibleBarrier-PT-14a-CTLFireability-02
lola: time limit : 861 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/861 4/32 FlexibleBarrier-PT-14a-CTLFireability-02 817366 m, 163473 m/sec, 4688875 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/861 7/32 FlexibleBarrier-PT-14a-CTLFireability-02 1579903 m, 152507 m/sec, 9100373 t fired, .

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/861 10/32 FlexibleBarrier-PT-14a-CTLFireability-02 2305265 m, 145072 m/sec, 13353568 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/861 13/32 FlexibleBarrier-PT-14a-CTLFireability-02 2969390 m, 132825 m/sec, 17303582 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/861 16/32 FlexibleBarrier-PT-14a-CTLFireability-02 3571392 m, 120400 m/sec, 20984896 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/861 18/32 FlexibleBarrier-PT-14a-CTLFireability-02 4181877 m, 122097 m/sec, 24713217 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/861 21/32 FlexibleBarrier-PT-14a-CTLFireability-02 4770414 m, 117707 m/sec, 28373837 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/861 23/32 FlexibleBarrier-PT-14a-CTLFireability-02 5349988 m, 115914 m/sec, 31986959 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/861 26/32 FlexibleBarrier-PT-14a-CTLFireability-02 5920220 m, 114046 m/sec, 35548048 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/861 28/32 FlexibleBarrier-PT-14a-CTLFireability-02 6499438 m, 115843 m/sec, 39182383 t fired, .

Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/861 30/32 FlexibleBarrier-PT-14a-CTLFireability-02 7077921 m, 115696 m/sec, 42831942 t fired, .

Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FlexibleBarrier-PT-14a-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
FlexibleBarrier-PT-14a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FlexibleBarrier-PT-14a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 FlexibleBarrier-PT-14a-CTLFireability-15
lola: time limit : 1128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-15
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 FlexibleBarrier-PT-14a-CTLFireability-07
lola: time limit : 1692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-07
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 FlexibleBarrier-PT-14a-CTLFireability-13
lola: time limit : 3384 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for FlexibleBarrier-PT-14a-CTLFireability-13
lola: result : false
lola: markings : 21
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FlexibleBarrier-PT-14a-CTLFireability-00: CTL unknown AGGR
FlexibleBarrier-PT-14a-CTLFireability-01: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-02: CTL unknown AGGR
FlexibleBarrier-PT-14a-CTLFireability-03: CTL unknown AGGR
FlexibleBarrier-PT-14a-CTLFireability-04: CTL unknown AGGR
FlexibleBarrier-PT-14a-CTLFireability-05: CTL unknown AGGR
FlexibleBarrier-PT-14a-CTLFireability-06: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-07: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-08: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-09: CTL true CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-10: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-11: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-12: CTL unknown AGGR
FlexibleBarrier-PT-14a-CTLFireability-13: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-14: CTL false CTL model checker
FlexibleBarrier-PT-14a-CTLFireability-15: CTL false CTL model checker


Time elapsed: 216 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-14a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-14a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851800522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-14a.tgz
mv FlexibleBarrier-PT-14a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;