fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r166-tall-167838851500290
Last Updated
May 14, 2023

About the Execution of LoLA for FMS-PT-50000

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4446.344 150349.00 134420.00 445.50 ?????????T?TTFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r166-tall-167838851500290.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is FMS-PT-50000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r166-tall-167838851500290
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 456K
-rw-r--r-- 1 mcc users 7.0K Feb 25 19:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Feb 25 19:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 19:42 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 19:42 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:05 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:05 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 19:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Feb 25 19:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 25 19:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 19:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K Feb 25 16:05 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:05 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FMS-PT-50000-CTLFireability-00
FORMULA_NAME FMS-PT-50000-CTLFireability-01
FORMULA_NAME FMS-PT-50000-CTLFireability-02
FORMULA_NAME FMS-PT-50000-CTLFireability-03
FORMULA_NAME FMS-PT-50000-CTLFireability-04
FORMULA_NAME FMS-PT-50000-CTLFireability-05
FORMULA_NAME FMS-PT-50000-CTLFireability-06
FORMULA_NAME FMS-PT-50000-CTLFireability-07
FORMULA_NAME FMS-PT-50000-CTLFireability-08
FORMULA_NAME FMS-PT-50000-CTLFireability-09
FORMULA_NAME FMS-PT-50000-CTLFireability-10
FORMULA_NAME FMS-PT-50000-CTLFireability-11
FORMULA_NAME FMS-PT-50000-CTLFireability-12
FORMULA_NAME FMS-PT-50000-CTLFireability-13
FORMULA_NAME FMS-PT-50000-CTLFireability-14
FORMULA_NAME FMS-PT-50000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678436169897

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=FMS-PT-50000
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT FMS-PT-50000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA FMS-PT-50000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA FMS-PT-50000-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678436320246

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 1 (type EXCL) for 0 FMS-PT-50000-CTLFireability-00
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:717
lola: rewrite Frontend/Parser/formula_rewrite.k:689
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/189 14/32 FMS-PT-50000-CTLFireability-00 3265921 m, 653184 m/sec, 9097699 t fired, .

Time elapsed: 5 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/189 27/32 FMS-PT-50000-CTLFireability-00 6370225 m, 620860 m/sec, 17870628 t fired, .

Time elapsed: 10 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for FMS-PT-50000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-15: DISJ 0 3 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 49 FMS-PT-50000-CTLFireability-15
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for FMS-PT-50000-CTLFireability-15
lola: result : true
lola: markings : 150006
lola: fired transitions : 150006
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 FMS-PT-50000-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for FMS-PT-50000-CTLFireability-14
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 FMS-PT-50000-CTLFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for FMS-PT-50000-CTLFireability-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 FMS-PT-50000-CTLFireability-10
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: CANCELED task # 35 (type EXCL) for FMS-PT-50000-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 FMS-PT-50000-CTLFireability-09
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for FMS-PT-50000-CTLFireability-09
lola: result : true
lola: markings : 1300011
lola: fired transitions : 1350032
lola: time used : 1.000000
lola: memory pages used : 7
lola: LAUNCH task # 29 (type EXCL) for 28 FMS-PT-50000-CTLFireability-08
lola: time limit : 325 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 4/325 13/32 FMS-PT-50000-CTLFireability-08 2716722 m, 543344 m/sec, 6566832 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 9/325 27/32 FMS-PT-50000-CTLFireability-08 5700012 m, 596658 m/sec, 14200261 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for FMS-PT-50000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 FMS-PT-50000-CTLFireability-07
lola: time limit : 356 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/356 13/32 FMS-PT-50000-CTLFireability-07 3035755 m, 607151 m/sec, 7689450 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/356 30/32 FMS-PT-50000-CTLFireability-07 6824169 m, 757682 m/sec, 16210772 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for FMS-PT-50000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 FMS-PT-50000-CTLFireability-06
lola: time limit : 394 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 6/394 21/32 FMS-PT-50000-CTLFireability-06 4327397 m, 865479 m/sec, 8450249 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for FMS-PT-50000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 FMS-PT-50000-CTLFireability-05
lola: time limit : 442 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/442 21/32 FMS-PT-50000-CTLFireability-05 4335506 m, 867101 m/sec, 8671104 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for FMS-PT-50000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 FMS-PT-50000-CTLFireability-01
lola: time limit : 504 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/504 12/32 FMS-PT-50000-CTLFireability-01 2637777 m, 527555 m/sec, 9244891 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/504 22/32 FMS-PT-50000-CTLFireability-01 5221399 m, 516724 m/sec, 18242729 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for FMS-PT-50000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 2 0 0 2 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-11: EGEF 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 9 FMS-PT-50000-CTLFireability-03
lola: time limit : 585 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for FMS-PT-50000-CTLFireability-03
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 FMS-PT-50000-CTLFireability-11
lola: time limit : 702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for FMS-PT-50000-CTLFireability-11
lola: result : true
lola: markings : 100001
lola: fired transitions : 250002
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 FMS-PT-50000-CTLFireability-04
lola: time limit : 878 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/878 6/32 FMS-PT-50000-CTLFireability-04 1347383 m, 269476 m/sec, 7087898 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/878 11/32 FMS-PT-50000-CTLFireability-04 2467830 m, 224089 m/sec, 13320103 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/878 15/32 FMS-PT-50000-CTLFireability-04 3567785 m, 219991 m/sec, 19505760 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/878 20/32 FMS-PT-50000-CTLFireability-04 4682540 m, 222951 m/sec, 25820384 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/878 24/32 FMS-PT-50000-CTLFireability-04 5791240 m, 221740 m/sec, 32063652 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/878 29/32 FMS-PT-50000-CTLFireability-04 6893299 m, 220411 m/sec, 38300767 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for FMS-PT-50000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 1 0 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 12 (type EXCL) for 9 FMS-PT-50000-CTLFireability-03
lola: time limit : 1159 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 1 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 5/1159 8/32 FMS-PT-50000-CTLFireability-03 1693044 m, 338608 m/sec, 7725538 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 1 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 10/1159 15/32 FMS-PT-50000-CTLFireability-03 3246998 m, 310790 m/sec, 14148440 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 1 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 15/1159 22/32 FMS-PT-50000-CTLFireability-03 4775217 m, 305643 m/sec, 20465185 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 1 0 3 0 0 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
12 CTL EXCL 20/1159 29/32 FMS-PT-50000-CTLFireability-03 6307302 m, 306417 m/sec, 26794705 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 12 (type EXCL) for FMS-PT-50000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 0 0 3 0 1 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 FMS-PT-50000-CTLFireability-02
lola: time limit : 1727 sec
lola: memory limit: 32 pages
lola: CANCELED task # 7 (type EXCL) for FMS-PT-50000-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
FMS-PT-50000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-03: CONJ 0 0 0 0 3 0 1 0
FMS-PT-50000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
FMS-PT-50000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 FMS-PT-50000-CTLFireability-12
lola: time limit : 3449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for FMS-PT-50000-CTLFireability-12
lola: result : true
lola: markings : 1
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
FMS-PT-50000-CTLFireability-00: CTL unknown AGGR
FMS-PT-50000-CTLFireability-01: CTL unknown AGGR
FMS-PT-50000-CTLFireability-02: CTL unknown AGGR
FMS-PT-50000-CTLFireability-03: CONJ unknown CONJ
FMS-PT-50000-CTLFireability-04: CTL unknown AGGR
FMS-PT-50000-CTLFireability-05: CTL unknown AGGR
FMS-PT-50000-CTLFireability-06: CTL unknown AGGR
FMS-PT-50000-CTLFireability-07: CTL unknown AGGR
FMS-PT-50000-CTLFireability-08: CTL unknown AGGR
FMS-PT-50000-CTLFireability-09: CTL true CTL model checker
FMS-PT-50000-CTLFireability-10: CTL unknown AGGR
FMS-PT-50000-CTLFireability-11: EGEF true CTL model checker
FMS-PT-50000-CTLFireability-12: CTL true CTL model checker
FMS-PT-50000-CTLFireability-13: CTL false CTL model checker
FMS-PT-50000-CTLFireability-14: CTL false CTL model checker
FMS-PT-50000-CTLFireability-15: DISJ true CTL model checker


Time elapsed: 151 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FMS-PT-50000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is FMS-PT-50000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r166-tall-167838851500290"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FMS-PT-50000.tgz
mv FMS-PT-50000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;